Help us improve your experience.

Let us know what you think.

Do you have time for a two-minute survey?

Navigation

q-pic-large-buffer

Syntax

q-pic-large-buffer (large-scale | small-scale);

Hierarchy Level

[edit chassis fpc slot-number pic pic-number][edit chassis lcc number fpc slot-number pic pic-number (Routing Matrix)

Release Information

Statement introduced in Junos OS Release 7.4.

Support for TX Matrix and TX Matrix Plus hierarchy added in Junos OS Release 9.6.

Description

Configure delay buffers.

Note: When you commit the configuration after including the q-pic-large-buffer statement for a PIC, the Junos OS temporarily takes the PIC offline and brings it back online before the new configuration is activated and becomes the current operational configuration.

Default

small-scale

Options

large-scale—(Optional) Set the average packet size used to calculate the number of notification queue entries in the IQ PIC to 256 bytes. Useful for slower interfaces (T1, E1, and NxDS0 interfaces configured on Channelized IQ PICs and Gigabit Ethernet VLANs configured on Gigabit Ethernet IQ PICs).

small-scale—(Optional) Set the average packet size used to calculate the number of notification queue entries in the IQ PIC to 40 bytes.

Note: You cannot configure the large-scale and the small-scale options on MX Series routers. Include only the q-pic-large-buffer statement to enable the large delay buffer size on Enhanced Queuing DPCs on MX Series routers.

Required Privilege Level

interface—To view this statement in the configuration.

interface-control—To add this statement to the configuration.

Published: 2013-03-13