

AI Data Center Network with Juniper Apstra, NVIDIA GPUs, and WEKA Storage—Juniper Validated Design (JVD)

Published 2024-12-23

Table of Contents

About this Document | 1 Solution Benefits | 1 AI Use Case and Reference Design | 4 Solution Architecture | 8 Configuration Walkthrough | 31 NVIDIA Configuration | 55 Terraform Automation of Apstra for the AI Fabric | 90 Validation Framework | 94 Network Connectivity: Reference Examples | 96 WEKA Storage Solution | 139 Tested Optics | 147 Results Summary and Analysis | 149 Recommendations | 149

AI Data Center Network with Juniper Apstra, NVIDIA GPUs, and WEKA Storage—Juniper Validated Design (JVD)

Juniper Networks Validated Designs provide a comprehensive, end-to-end blueprint for deploying Juniper solutions in your network. These designs are created by Juniper's expert engineers and tested to ensure they meet your requirements. Using a validated design, you can reduce the risk of costly mistakes, save time and money, and ensure that your network is optimized for maximum performance.

About this Document

This document describes the design requirements and implementation of an AI cluster network to connect NVIDIA GPUs and WEKA Storage systems, based on AI-optimized Juniper Data Center Juniper QFX series switches and PTX Series Routers, which are configured and managed by Juniper Apstra and Terraform automation.

All validation tests were conducted in Juniper's Al Innovation Lab in Sunnyvale, CA, USA. In this open lab, Juniper collaborates closely with customers and technology partners to develop Al solutions and test deployments for a range of Al applications and models.

The AI Innovation Lab allows customers to see AI training and inference in action, running on an NVIDIA GPU and WEKA Storage cluster. Juniper performs these tests running both customer-specific models as well as those from MLCommons for MLPerf performance benchmarking and comparisons.

Solution Benefits

IN THIS SECTION

- Juniper Validated Design Benefits | 2
- Juniper Apstra Benefits | 3

Juniper Networks has excelled in building and supporting AI networks following a scalable, robust, and automated approach suitable for a range of cluster sizes. Unlike proprietary solutions that lock in enterprises and can stifle AI innovation, Juniper's standards-based solution assures the fastest innovation, maximizes design flexibility, and prevents vendor lock-in on the Frontend, GPU Backend, and Storage Backend AI fabric networks.

The Juniper Validated Design for AI provides a structured method for deploying high-performance AI training and inference networks, aimed at minimizing job completion time and maximizing GPU performance. This design employs a 3-stage Clos IP fabric architecture utilizing Juniper QFX and PTX switches. It integrates NVIDIA GPUs and WEKA storage and is deployed and managed using Juniper's Apstra software and Terraform Automation, incorporating best practices and Juniper's extensive experience in building Data Center networks.

The integration with Juniper's Apstra software and Terraform enables customers to orchestrate the network infrastructure systematically, without requiring in-depth knowledge of the products and technologies involved. This allows customers to easily build high-capacity, easy-to-operate network fabrics that deliver high performance, increased reliability, which result in optimal JCT (Job Completion Time) and maximized GPU utilization in the AI cluster.

The solution has been extensively tested and thoroughly documented by Juniper subject matter experts, resulting in a validated design that is easy to follow, guarantees successful implementation, and simplified management and troubleshooting tasks. This document provides comprehensive guidance on how to deploy this solution, with clear descriptions of its components and step by step instructions to connect and configure them.

Juniper Validated Design Benefits

JVDs are prescriptive blueprints for building data center fabrics using repeatable, validated, predictable, and well documented network architecture solutions with guidelines for a successful deployment. Each solution has been designed, fully tested, and documented by Juniper Networks experts with all the necessary implementation details, including hardware components, software versions, connectivity, and configuration steps.

To become a validated solution (JVD) and be approved for release, a solution must pass rigorous testing with real-world workloads and applications. All features must satisfy operational and performance criteria in real-world scenarios. Testing not only includes validating the design topology and configuration steps, but also that all products in the JVD work together as expected, thereby mitigating potential risks while deploying the solution.

The core benefits of JVDs solutions can be summarized as:

- Qualified Deployments—Qualified network design blueprints for data center fabrics, that follow best practices and meet the requirements of each specific use case, and make the solution deployment quicker, simpler, and more reliable.
- Scalable—Solutions that can scale beyond the initial design and support the adoption of different hardware platforms based on customer requirements, and customers' feedback can meet the needs of most Juniper's data center customers.
- Risk Mitigation— Prescriptive implementation guidelines guarantee that you have the right products, right software versions, optimal architecture, and deployment steps.
- Systematically Verified—Tested solutions using a suite of automated testing tools validate the performance and reliability of all the components.
- Predictability— Detailed testing and careful documentation of the solution, including the capabilities and limitations of its components, guarantees that the solution will operate as expected when implemented according to the JVD guidelines.
- Repeatability— Unlocked value with repeatable network designs due to the prescriptive nature of JVD designs as well as their applicability to common use cases in the data center environment. All JVD customers benefit from lessons learned through lab testing and real-world deployments.
- Reliability— Tested with real traffic, JVD solutions are qualified to operate as designed after deployment and with real-world traffic.
- Accelerated Deployment— Ease installation with step-by-step guidance automation, and prebuilt integrations simplifies, and accelerates deployment, while reducing risks.
- Accelerated Decision-Making— Predefined combination of products, software, and architecture removes the need to spend time comparing products, and deciding how the network should be built, allowing to bridge business and technology requirements faster and also reducing risks.
- Best Practice Networks— Better outcomes for a better experience. Juniper Validated Designs have known characteristics and performance profiles to help you make informed decisions about your network.

Juniper Apstra Benefits

Juniper Validated Designs in the data center start with the Apstra software, a multi-vendor, intent-based networking system (IBNS) that provides closed-loop automation and assurance. Apstra translates vendor-agnostic business intent and technical objectives to essential policy and device-specific configurations. The system also validates user intent, as part of the initial deployment and continuously thereafter, to ensure that the network state does not deviate from the intended state. Any anomaly or deviation can be flagged, and remediation actions can be taken directly from Apstra.

The core benefits of Apstra are:

- Intent-based networking—Apstra automates configuration creation to realize the intent, deploys the configuration to appropriate devices, and continuously validates the operating state against intended state.
- Network Automation—Apstra is a multi-vendor network automation platform that is continuously updated to work with the latest hardware and is extensively tested using modern DevOps practices.
- Recoverability—The Built-in rollback capability of Apstra allows to quickly restore the system to a known-working configuration if needed.
- Day 2+ Management—Apstra's rich data analysis capabilities, including Flow Data, reduce Mean Time to Resolution (MTTR).
- Simplicity—Apstra simplifies network deployment and management. As an example, using Apstra to implement a Data Center Interconnection (DCI), reduces complexity and makes it easy to unify multiple data centers, while isolating failure domains for high availability and resilience.

AI Use Case and Reference Design

IN THIS SECTION

- Frontend Overview | 5
- GPU Backend Overview | 7
- Storage Backend Overview | 7

The **AI JVD Reference Design** covers a complete end-to-end ethernet-based AI infrastructure, which includes the Frontend fabric, GPU Backend (Graphics Processing Unit) fabric and Storage Backend fabric. These three fabrics have a symbiotic relationship, while each provides unique functions to support AI training and inference tasks. The use of Ethernet Networking in AI Fabrics enables our customers to build high-capacity, easy-to-operate network fabrics that deliver the fastest job completion times, maximize GPU utilization, and use limited IT resources.

The AI JVD reference design shown in "Figure 1" on page 5 includes:

• Frontend Fabric: This fabric is the gateway network to the GPU nodes and storage nodes from the AI tools residing in the headend servers. The Frontend GPU fabric allows users to interact with the GPU

and storage nodes to initiate training or inference workloads and to visualize their progress and results. It also provides an out-of-band path for NCCL (NVIDIA Collective Communications Library) collective communication.

- GPU Backend Fabric: This fabric connects the GPU nodes (which perform the computations tasks for AI workflows). The GPU Backend fabric transfers high-speed information between GPUs during training jobs, in a lossless matter. Traffic generated by the GPUs is transferred using RoCEv2 (RDMA over Ethernet v2).
- **Storage Backend Fabric**: This fabric connects the high-availability storage systems (which hold the large model training data) and the GPUs (which consume this data during training or inference jobs). The Storage Backend fabric transfers high volumes of data in a seamless and reliable matter.



Figure 1: AI JVD Reference Design

Frontend Overview

The AI Frontend for AI encompasses the interface, tools, and methods that enable users to interact with the AI systems, and the infrastructure that allows these interactions. The Frontend gives users the ability

to initiate training or inference tasks, and to visualize the results, while hiding the underlying technical complexities.

The key components of the Frontend systems include:

- Model Scheduling: Tools and methods for managing scripted AI model jobs, and commonly based on SLURM (Simple Linux Utility for Resource Management) Workload Manager. These tools enable users to send instructions, commands, and queries, either through a shell CLI or through a graphical web-based interface to orchestrate learning and inference jobs running on the GPUs. Users can configure model parameters, input data, and interpret results as well as initiate or terminate jobs interactively. In the AI JVD, these tools are hosted on the *Headend Servers* connected to the AI Frontend fabric.
- Management of Al Systems: Tools for managing (configuring, monitoring and performing maintenance tasks) the Al storage and processing components. These tools facilitate building, running, training, and utilizing Al models efficiently. Examples include SLURM, TensorFlow, PyTorch, and Scikit-learn.
- Management of Fabric Components: Mechanisms and workflows designed to help users effortlessly deploy and manage fabric devices according to their requirements and goals. It includes tasks such as device onboarding, configuration management, and fabric deployment orchestration. This functionality is provided by *Juniper Apstra*.
- **Performance Monitoring and Error Analysis**: Telemetry systems tracking key performance metrics related to AI models, such as accuracy, precision, recall, and computational resource utilization (e.g. CPU, GPU usage) which are essential for evaluating model effectiveness during training and inference jobs. These systems also provide insights into error rates and failure patterns during training and inference operations, and help identify issues such as model drift, data quality problems, or algorithmic errors that may affect AI performance. Examples of these systems include Juniper Apstra dashboards, TIG Stack, and Elasticsearch.
- **Data Visualization**: Applications and tools that allow users to visually comprehend insights generated by AI models and workloads. They provide effective visualization that enhances understanding and decision-making based on AI outputs. The same telemetry systems used to monitor and measure System and Network level performance usually provide this visualization as well. Examples of this tools include Juniper Apstra dashboards, TensorFlow, and TIG stack.
- User Interface: routing and switching infrastructure that allows communication between the user interface applications and tools and the AI systems executing the jobs, including GPUs and storage devices. This infrastructure ensures seamless interaction between users and the computational resources needed to leverage AI capabilities effectively.
- **GPU-to-GPU control**: communication establishment, information exchange including, QP GIDs (Global IDs), Local and remote buffer addresses, and RDMA keys (RKEYs for memory access permissions)

GPU Backend Overview

The GPU Backend for AI encompasses the devices that execute learning and inference jobs or computational tasks, that is the GPU servers where the data processing occurs, and the infrastructure that allows the GPUs to communicate with each other to complete the jobs.

The key components of the GPU Backend systems include:

- Al Systems: Specialized hardware such as GPUs (Graphics Processing Units) and TPUs (Tensor Processing Units) that can execute numerous calculations concurrently. GPUs are particularly adept at handling AI workloads, including complex matrix multiplications and convolutions required to complete learning and inference tasks. The selection and number of GPU systems significantly impacts the speed and efficiency of these tasks.
- Al Software: Operating systems, libraries, and frameworks essential for developing and executing Al models. These tools provide the environment necessary for coding, training, and deploying Al algorithms effectively. The functions of these tools include:
 - **Data Management**: preprocessing, and transformation of data utilized in training and executing AI models. This encompasses tasks such as cleaning, normalization, and feature extraction. Given the volume and complexity of AI datasets, efficient data management strategies like parallel processing and distributed computing are crucial.
 - **Model Management**: tasks related to the AI models themselves, including evaluation (e.g., cross-validation), selection (choosing the optimal model based on performance metrics), and deployment (making the model accessible for real-world applications).
- **GPU Backend Fabric**: routing and switching infrastructure that allows GPU-to-GPU communication for workload distribution, memory sharing, synchronization of model parameters, exchange of results, etc. The design of this fabric can significantly impact the speed and efficiency of AI/ML model training and inference jobs and in most cases shall provide lossless connectivity for GPU-to-GPU traffic.

Storage Backend Overview

The AI storage backend for AI encompasses the hardware and software components for storing, retrieving, and managing the vast amounts of data involved in AI workloads, and the infrastructure that allows the GPUs to communicate with these storage components.

The key aspects of the storage backend include:

• High-Performance Storage Devices: optimized for high I/O throughput, which is essential for handling the intensive data processing requirements of the AI tasks such as deep learning. This

includes high-performance storage devices designed to facilitate fast access to data during model training and to accommodate the storage needs of large datasets. These storage devices must provide:

- Data Management Capabilities: which support efficient data querying, indexing, and retrieval and are crucial for minimizing preprocessing and feature extraction times in AI workflows, as well as for facilitating quick data access during inference.
- **Scalability**: which accommodates growing data volumes and efficiently manages and stores massive amounts of data over time, to support AI workloads often involving large-scale datasets.
- Storage Backend Fabric: routing and switching infrastructure that provides the connectivity between the GPU and the storage devices. This integration ensures that data can be efficiently transferred between storage and computational resources, optimizing overall AI workflow performance. The performance of the storage backend significantly impacts the efficiency and JCT of AI/ML workflows. A storage backend that provides quick access to data can significantly reduce the amount of time for training AI/ML models.

Solution Architecture

IN THIS SECTION

- Frontend Fabric | 10
- GPU Backend Fabric | 11
- Backend GPU Rail Optimized Stripe Architecture | 18
- What is Rail Optimized? | 20
- Storage Backend Fabric | 22
- WEKA Storage Solution | 25
- Scaling | 25
- Juniper Hardware and Software Components | 26
- Juniper Hardware Components | 26
- Juniper Software Components | 27
- IP Services for AI Networks | 28
- Congestion Management | 28
- Load Balancing | 29



Global load balancing (GLB): | 30

The three fabrics described in the previous section (Frontend, GPU Backend, and Storage Backend), are interconnected together in the overall AI JVD solution architecture as shown in Figure 2.





NOTE: The number and switch type of the leaf and spine nodes, as well as the number and speed of the links between them, is determined by the type of fabric (Frontend, GPU Backend or Storage Backend) as they present different requirements. More details will be included in the respective fabric description sections. In the case of the GPU Backend fabric, the number of GPU servers, as well as the number of GPUs per server, are also factors determining the number and switch type of the leaf and spine nodes.

Frontend Fabric

The **Frontend Fabric** provides the infrastructure for users to interact with the AI systems to orchestrate training and inference tasks workflows using tools such as SLURM. These interactions do not generate heavy data flows nor have stringent requirements regarding latency or packet drops; thus, they do not impose rigorous demands on the fabric.

The **Frontend Fabric** design described in this JVD follows a traditional 3-stage IP Fabric architecture without HA, as shown in Figure 3. This architecture provides a simple and effective solution for the connectivity required in the Frontend. However, any fabric architecture including EVPN/VXLAN, could be used. If an HA-capable Frontend Fabric is required we recommend following the 3-Stage with Juniper Apstra JVD.



Figure 3: Frontend Fabric Architecture

The devices included in the Frontend fabric, and the connections between them, are summarized in the following table:

Table 1: Frontend devices

Nvidia DGX GPU Servers	Weka Storage Servers	Headend Servers	Frontend Leaf Nodes switch model (frontend-gpu-leaf & frontend-weka-leaf)	Frontend Spine Nodes switch model (frontend-spine#)
A100 x 8 H100 x 4	Weka Storage Server x 8	Headend-SVR x 3	QFX5130-32CD x 2	QFX5130-32CD x 2

Table 2: Connections between servers, leaf and spine nodes per cluster and stripe in the Frontend

GPU Servers to <=> Frontend Leaf Nodes	Weka Storage Servers <=> Frontend Leaf Nodes	Headend Servers <=> Frontend Leaf Nodes	Frontend Spine Nodes <=> Frontend Leaf Nodes
1 x 100GE links between each GPU server (<i>A100-01</i> to <i>A100-08</i> , & <i>H100-01</i> to <i>H100-04</i>) and the <i>frontend-gpu-leaf</i> switch.	1 x 100GE links between each storage server (<i>weka-1</i> to <i>weka-8</i>) and the <i>frontend-weka-leaf</i> switch.	1 x 10GE links between each headend server (<i>Headend-SVR-01</i> to <i>Headend-SVR-03</i>) and the <i>frontend-weka-leaf</i> switch.	2 x 400GE links between each leaf node and each spine node.

NOTE: This fabric is a pure L3 IP fabric using EBGP for route advertisement. The IP addressing and EBGP configuration details are described in the networking section on this document.

GPU Backend Fabric

The **GPU Backend fabric** provides the infrastructure for GPUs to communicate with each other within a cluster, using RDMA over Converged Ethernet (RoCEv2). ROCEv2 boosts data center efficiency, reduces overall complexity, and increases data delivery performance by enabling the GPUs to communicate as they would with the InfiniBand protocol.

Packet loss can significantly impact job completion times and therefore should be avoided. Therefore, when designing the compute network infrastructure to support RoCEv2 for an AI cluster, one of the key objectives is to provide a lossless fabric, while also achieving maximum throughput, minimal latency, and

minimal network interference for the AI traffic flows. ROCEv2 is more efficient over lossless networks, resulting in optimum job completion times.

The **GPU Backend fabric** in this JVD was designed with these goals in mind and follows a 3-stage IP clos architecture combined with NVIDIA's "Backend GPU Rail Optimized Stripe Architecture" on page 18 (discussed in the next section), as shown in Figure 4.





We have built two different Custers in the AI lab, as shown in Figure 5, which share the same " Frontend fabric " on page 10and " Storage Backend fabric " on page 22 but have separate GPU Backend fabrics. Each cluster is comprised of two stripes following the " Rail Optimized Stripe Architecture described on page 17 " on page 18, but include different switch models as Leaf and Spine nodes, as well as Nvidia's server models.

NOTE: These two clusters are not yet connected to each other and were tested separately. We have plans to connect them together using Juniper PTX devices as spine nodes in future JVD releases. Details for the two clusters will be included in this section.

Figure 5: AI JVD Lab Clusters



The **GPU Backend in Cluster 1** consists of Juniper QFX5220, and QFX5230 switches as leaf nodes and either QFX5230s switches or PTX10008 routers acting as spine nodes. We tested the QFX5230s and PTX10008, acting as spine nodes separately, while maintaining the leaf nodes the same.

NOTE: To facilitate switching between the setups using QFX5230s acting as spine nodes and the PTX10008 acting as spine, the two configurations of the Backend GPU blueprint in Apstra were saved and either one can be deployed at any time.

The **GPU Backend in Cluster 2** consists of Juniper QFX5240 switches acting as both leaf nodes and spine nodes.

The **GPU Backend** devices included in this fabric, and the connections between them, are summarized in the following table:

Cluster	Stripe	Nvidia DGX GPU Servers	GPU Backend Leaf Nodes switch model (gpu-backend-leaf#)	GPU Backend Spine Nodes switch model (gpu-backend- spine#)
1	1	<i>A100-01</i> to	QFX5230-64CD x 8	QFX5230-64CD x 2
		A100-04		OR

Table 3: GPU Backend devices per cluster and stripe

(Continued)

Cluster	Stripe	Nvidia DGX GPU Servers	GPU Backend Leaf Nodes switch model (gpu-backend-leaf#)	GPU Backend Spine Nodes switch model (gpu-backend- spine#)
1	2	<i>A100-05</i> to <i>A100-08</i>	QFX5220-32CD x 8	PTX10008 w/ JNP10K-LC1201
2	1	<i>H100-01</i> to <i>H100-02</i>	QFX5240-64OD x 8	QFX5230-64OD x 4
2	2	<i>H100-03</i> to <i>H100-04</i>	QFX5240-64OD x 8	

Table 4: Connections between servers, leaf and spine nodes per cluster and stripe in the GPU Backend

Cluster	Stripe	GPU Servers <=> GPU Backend Leaf Nodes	GPU Backend Spine Nodes <=> GPU Backend Leaf Nodes
1	1	1 x 200GE links between each A100 server and each leaf node (200GE x 8 links per server)	2 x 400GE links between each leaf node and each spines node (2 x 400GE x 2 links per leaf node)
1	2	1 x 200GE links between each A100 server and each leaf nodes (200GE x 8 links per server)	2 x 400GE links between each leaf node and each spines node (2 x 400GE x 2 links per leaf node)
2	1	1 x 400GE links between each H100 server and each leaf nodes (400GE x 8 links per server)	2 x 400GE links between each leaf node and each spines node (2 x 400GE x 4 links per leaf node)

(Continued)

Cluster	Stripe	GPU Servers <=> GPU Backend Leaf Nodes	GPU Backend Spine Nodes <=> GPU Backend Leaf Nodes
2	2	1 x 400GE links between each H100 server and each leaf nodes (400GE x 8 links per server)	2 x 400GE links between each leaf node and each spines node (2 x 400GE x 4 links per leaf node)

- The Nvidia A100 servers in the lab are connected to the fabric using 200GE interfaces while the H100 servers used 400GE interfaces.
- This fabric is a pure L3 IP fabric that uses EBGP for route advertisement (described in the networking section).
- Connectivity between the servers and the leaf nodes is L2 vlan-based with an IRB on the leaf nodes acting as default gateway for the servers (described in the networking section).

NOTE: The speed and number of links between the GPU servers and leaf nodes and between the leaf and spine nodes determines the oversubscription factor. As an example, consider the number of GPU servers available in the lab, and how they are connected to the GPU backend fabric as described above.

Cluster	Al Systems (server type)	Servers per Stripe	Server <=> Leaf Links per Server	Bandwidth of Server <=> Leaf Links [Gbps]	Total Bandwidth Servers <=> Leaf per stripe [Tbps}
1	A100	4	8	200	4 x 8 x 200/1000 = 6.4
2	H100	2	8	400	2 x 8 x 400/1000 = 6.4

Table 5: Server to Leaf Bandwidth per stripe (per Cluster)

Table 6: Leaf to Spine Bandwidth per stripe

Leaf <=> Spine Links Per Spine Node & Per Stripe	Speed Of Leaf <=> Spine Links [Gbps]	Number of Spine Nodes	Total Bandwidth Leaf <=> Spine Per Stripe [Tbps]
8	2 x 400	2	12.8

The (over)subscription rate is simply calculated by comparing the numbers from the two tables above:

In cluster 1, the bandwidth between the servers and the leaf nodes is 6.4 Tbps per stripe, while the bandwidth available between the leaf and spine nodes is 12.8 Tbps per stripe. This means that the fabric has enough capacity to process all traffic between the GPUs even when this traffic was 100% interstripe, while still having extra capacity to accommodate additional servers without becoming oversubscribed.

Figure 6: Extra Capacity Example



We also tested connecting the H100 GPU servers along the A100 servers to the stripes in Cluster 1 as follows:







Cluster	Al Systems	Servers per Stripe	Server <=> Leaf Links per Server	Server <=> Leaf Links Bandwidth [Gbps]	Total Servers <=> Leaf Links Bandwidth per stripe [Tbps]
1	A100	4	8	200	4 x 8 x 200/1000 = 6.4
	H100	2	8	400	2 x 8 x 400/1000 = 6.4
				Total Bandwidth of Server <=> Leaf Links	12.8

The bandwidth between the servers and the leaf nodes is now 12.8 Tbps per stripe, while the bandwidth available between the leaf and spine nodes is also 12.8 Tbps per stripe (as shown in table above). This means that the fabric has enough capacity to process all traffic between the GPUs even when this traffic was 100% inter-stripe, but now there is no extra capacity to accommodate additional servers. The subscription factor in this case is 1:1 (no subscription).

To run oversubscription testing, we disabled some of the interfaces between the leaf and spines to reduce the available bandwidth as shown in the example in Figure 8:



Figure 8: 2:1 Oversubscription Example

The total Servers to Leaf Links bandwidth per stripe has not changed. It is still 12.8 Tbps as shown in table 3 in the previous scenario.

However, the bandwidth available between the leaf and spine nodes is now only 6.4 Tbps per stripe.

Table 8: Leaf to Spine Bandwidth per Stripe

Leaf <=> Spine Links Per Spine Node & Per Stripe	Speed Of Leaf <=> Spine Links [Gbps]	Number of Spine Nodes	Total Bandwidth Leaf <=> Spine Per Stripe [Tbps]
8	1 x 400	2	6.4

This means that the fabric no longer has enough capacity to process all traffic between the GPUs even if this traffic was 100% inter-stripe, potentially causing congestion and traffic loss. The oversubscription factor in this case is 2:1.

Backend GPU Rail Optimized Stripe Architecture

A **Rail Optimized Stripe Architecture** provides efficient data transfer between GPUs, especially during computationally intensive tasks such as AI Large Language Models (LLM) training workloads, where seamless data transfer is necessary to complete the tasks within a reasonable timeframe. A Rail Optimized topology aims to maximize performance by providing minimal bandwidth contention, minimal latency, and minimal network interference, ensuring that data can be transmitted efficiently and reliably across the network.

In a **Rail Optimized Stripe Architecture** a **stripe** refers to a design module or building block, that can be replicated to scale up the AI cluster as shown in Figure 9.



Figure 9: Rail Optimized Stripe

The number of leaf switches in a single stripe is always 8 and is determined by the number of GPUs per server (Each NVIDIA DGX H100 GPU server includes 8 NVIDIA H100 Tensor core GPUs).

The maximum number of servers supported in a single stripe (N1) is determined by the Leaf node switch model. This is because to provide 1:1 subscription, the number of interfaces connecting the GPU servers, and the leaf nodes should be equal to the number of interfaces between the leaf and spine nodes.

Table 9: Maximum number of GPUs supported per stripe

Leaf Node QFX Model	Maximum number of 400 GE interfaces per switch	Maximum number of supported servers per stripe (N1)	Maximum number of GPUs supported per stripe
QFX5220- 32CD	32	16	16 x 8 = 128
QFX5230- 64CD	64	32	32 x 8 = 256
QFX5240- 64OD	64	32	32 x 8 = 256

- QFX5220-32CD switches provide 32 x 400 GE ports (16 can be used to connect to the servers and 16 will be used to connect to the spine nodes)
- QFX5230-64CD and QFX5240-64OD switches provide 64 x 400 GE ports (32 can be used to connect to the servers and 32 will be used to connect to the spine nodes)

To achieve larger scales, multiple stripes can be connected across Spine switches as shown in Figure 10.



Figure 10: Spines-connected Stripes

For example, assume that the desired number of GPUs is 16,000 and the fabric is using either QFX5230-64CD or QFX5240-64OD:

the number of servers per stripe (N₁) = 32 => the maximum number of GPUs supported per stripe = 256

 $N_2 = 16000/256 \approx 63 \text{ stripes}$

- with $N_2 = 64$ stripes & N_1 servers = 32 the cluster can provide 16,384 GPUs.
- with $N_2 = 72 \& N_1$ servers = 32 the cluster can provide 18432 GPUs.

The **Stripes** in the AI JVD setup consists of 8 Juniper QFX5220-32CD, QFX5230-64CD or QFX5240-64OD depending on the cluster and stripe. The number of GPUs supported on each cluster/ stripe is shown in table 10.

Cluster	Stripe	Leaf Node QFX model	Maximum number of GPUs supported per stripe
1	1	QFX5230-64CD	16 x 8 = 128
1	2	QFX5220-32CD	32 x 8 = 256
Total number of GPUs suppo	orted by the cluster		= 384
2	1	QFX5240-64OD	32 x 8 = 256
2	2	QFX5240-64OD	32 x 8 = 256
Total number of GPUs suppo	orted by the cluster		= 512

Table 10: Maximum number of GPUs supported per cluster

What is Rail Optimized?

The GPUs on each server are numbered 1-8, where the number represents the GPU's position in the server, as shown in Figure 11.

Figure 11: Rail Optimized Connections Between GPUs and Leaf Nodes



Communication between GPUs in the same server happens internally via high throughput NV-Links (Nvidia links) channels attached to internal NV-Switches, while communication between GPUs in different servers happens across the QFX fabric, which provides 400Gbps GPU-to-GPU bandwidth. Communication across the fabric occurs between GPUs on the same rail, which is the basis of the Rail-optimized architecture: **Rails** connect GPUs of the same order across one of the leaf nodes; that is, rail N connects GPUs in position N in all the servers across leaf switch N.

Figure 12 represents a topology with one **stripe** and 8 **rails** connecting GPUs 1-8 across leaf switches 1-8 respectively.

The example shows that communication between GPU 7 and GPU 8 in Server 1 happens internally across Nvidia's NVlinks/NV-switch (not shown), while communication between GPU 1 in Server 1 and GPU 1 in Server N1 happens across Leaf switch 1 (within the same rail).

Notice that if any communication between GPUs in different stripes and different servers is required (e.g. GPU 4 in server 1 communicating with GPU 5 in Server N1), data is first moved to a GPU interface in the same rail as the destination GPU, thus sending data to the destination GPU without crossing rails.

Following this design, data between GPUs on different servers (but in the same stripe) is always moved on the same rail and across one single switch, which guarantees GPUs are 1 hop away from each other and creates separate independent high-bandwidth channels, which minimize contention and maximize performance.

Notice that this example is presuming Nvidia's PXN feature is enabled. PXN can be easily enabled/ disabled before a training or inference job in initiated.

Figure 12: GPU to GPU Communication Between Two Servers with PXN Enabled



For reference, Figure 13 shows an example with PXN disabled.



Figure 13: GPU to GPU Communication Between Two Servers Without PXN Enabled

The example shows that communication between GPU 4 in Server 1 and GPU 5 in Server N1 goes across Leaf switch 1, the Spine nodes, and Leaf switch 5 (between two different rails).

Storage Backend Fabric

The **Storage Backend fabric** provides the connectivity infrastructure for storage devices to be accessible from the GPU servers.

The performance of the storage infrastructure significantly impacts the efficiency of AI workflows. A storage system that provides quick access to data can significantly reduce the amount of time for

training AI models. Similarly, a storage system that supports efficient data querying and indexing can minimize the completion time of preprocessing and feature extraction in an AI workflow.

The **Storage Backend fabric** design in the JVD also follows a 3-stage IP clos architecture as shown in Figure 16. There is no concept of rail-optimization in a storage cluster. Each GPU server has a single connection to the leaf nodes, instead of 8.



Figure 16: Storage Backend Fabric Architecture

The Storage Backend devices included in this fabric, and the connections between them, are summarized in the following table:

Table 16: Sto	orage Backer	d devices
---------------	--------------	-----------

Nvidia DGX GPU Servers	Weka Storage Servers	Storage Backend Leaf Nodes switch model (<i>storage-backend-gpu- leaf & storage-backend- weka-leaf</i>)	Storage Backend Spine Nodes switch model (<i>storage-backend-spine#</i>)
A100 x 8 H100 x 4	Weka storage server x 8	QFX5130-32CD x 4 (2 <i>storage-backend-gpu- leaf</i> nodes, and	QFX5130-32CD x 2
		2 <i>storage-backend-weka-</i> <i>leaf</i> nodes)	

Table 17: Connections between servers, leaf and spine nodes in the Storage Backend

GPU Servers <=> Storage Backend GPU Leaf Nodes	Weka Storage Servers <=> Storage Backend Weka Leaf Nodes	Storage Backend Spine Nodes <=> Storage Backend Leaf nodes
1 x 100GE links	1 x 100GE links	2 x 400GE links
between each H100 server and the <i>storage-backend-gpu-leaf</i> switch	between each storage server (weka-1 to weka-8) and the <i>storage-backend-weka-leaf</i> switch	between each leaf and spine nodes and the <i>storage-backend-weka-leaf</i> switch
between each A100 server and the <i>storage-backend-gpu-leaf</i> switch		3 x 400GE links between each leaf and spine nodes and the <i>storage-backend-gpu-leaf</i> switch

The NVIDIA servers hosting the GPUs have dedicated storage network adapters (NVIDIA ConnectX) that support both the Ethernet and InfiniBand protocols and provide connectivity to external storage arrays.

Communications between GPUs and the storage devices leverage the WEKA distributed POSIX client which enables multiple data paths for transfer of stored data from the WEKA nodes to the GPU client servers. The WEKA client leverages the Data Plane Development Kit (DPDK) to offload TCP packet processing from the Operating System Kernel to achieve higher throughput.

This communication is supported by the Storage Backend fabric described in the previous section and exemplified in Figure 17.



Figure 17: GPU Backend to Storage Backend Communication

WEKA Storage Solution

In small clusters, it may be sufficient to use the local storage on each GPU server, or to aggregate this storage together using open-source or commercial software. In larger clusters with heavier workloads, an external dedicated storage system is required to provide dataset staging for ingest, and for cluster checkpointing during training. This JVD describes the infrastructure for dedicated storage using WEKA storage.

WEKA is a distributed data platform that allows high performance and concurrent access and allows all GPU Servers in the cluster to efficiently utilize a shared storage resource. With extreme I/O capabilities, the WEKA system can service the needs of all servers and scale to support hundreds or even thousands of GPUs.

Toward the end of this document, you can find more details on the WEKA storage system, including configuration settings, driver details, and more.

Scaling

The size of an AI cluster varies significantly depending on the specific requirements of the workload. The number of nodes in an AI cluster is influenced by factors such as the complexity of the machine learning models, the size of the datasets, the desired training speed, and the available budget. The number varies from a small cluster with less than 100 nodes to a data center-wide cluster comprising of 10000s of compute, storage, and networking nodes. A minimum of 4 spines must always be deployed for path diversity and reduction of PFC failure paths.

Table 18: Fabric Scaling - Devices and Positioning

Small	Medium	Large
64 - 2048 GPU	2048 - 8192 GPU	8192 - 32768 GPU
With support for up to 2048 GPUs, the Juniper QFX5240-64CDs or QFX5230-64CD can be used as Spine and leaf devices to support single or dual-stripe applications. To follow best practice recommendations, a minimum of 4 Spines should be deployed, even in a single-stripe fabric.	With support for 2048 – 8192 GPUs, the Juniper QFX5240-64CDs can be used as Spine and leaf devices to achieve appropriate scale. This 3-stage, rail- based fabric design provides physical connectivity to 16 Stripes from 64 Spines and 1024 leaf nodes, maintaining a 1:1 subscription throughput model.	For infrastructures supporting more than 8192 GPUs, the Juniper PTX1000x Chassis spine and QFX5240 leaf nodes can support up to 32768 GPUs. This 3-stage, rail-based fabric design provides physical connectivity to 64 Stripes from 64 Spines and 4096 leaf nodes, maintaining a 1:1 subscription throughput model.

(Continued)



Juniper continues in its rapid innovation for increased scalability and low Job Completion Times in AI network fabrics with our recently introduced QFX5240 TH5 switch, delivering 64 ports of high-density 800GbE ports in a 2U fixed form factor with software to provide advanced network services tuned to the specific needs of AI workloads. These advanced services include Selective Load Balancing, Global Load Balancing, ISSU Fast Boot, Reactive Path Balancing, and more.

Juniper Hardware and Software Components

For this solution design, the Juniper products and software versions are below. The design documented in this JVD is considered the baseline representation for the validated solution. As part of a complete solutions suite, we routinely swap hardware devices with other models during iterative use case testing. Each switch platform validated in this document goes through the same rigorous role-based testing using specified versions of Junos OS and Apstra management software.

Juniper Hardware Components

The following table summarizes the switches tested and validated by role for the AI Data Center Network with Juniper Apstra JVD.

Table 19: Validated Devices and Positioning

Solution	Leaf Switches	Spine Switches
Frontend Fabric	QFX5130-32CD	QFX5130-32CD
GPU Backend Fabric	QFX5230-64CD (CLUSTER 1-STRIPE 1) QFX5220-32CD (CLUSTER 1-STRIPE 2) QFX5240-64OD (CLUSTER 2)	QFX5230-64CD (CLUSTER 1) PTX10008 JNP10K-LC1201 (CLUSTER 1) QFX5240-64CD (CLUSTER 2)
Storage Backend Fabric	QFX5220-32CD	QFX5220-32CD

Juniper Software Components

The following table summarizes the software versions tested and validated by role.

Table 20: Platform Recommended Release

Platform	Role	Junos OS Release
QFX5130-32CD	Frontend Leaf	23.43R2-S3
QFX5130-32CD	Frontend Spine	23.43R2-S3
QFX5220-32CD	Storage Backend Leaf	23.4X100-D20
QFX5220-32CD	Storage Backend Spine	23.4X100-D20
QFX5220-32CD	GPU Backend Leaf	23.4X100-D20
QFX5230-64CD	GPU Backend Leaf	23.4X100-D20
QFX5230-64CD	GPU Backend Spine	23.4X100-D20
QFX5240-64CD	GPU Backend Leaf	23.4X100-D20
QFX5240-64CD	GPU Backend Spine	23.4X100-D20

(Continued)

Platform	Role	Junos OS Release
PTX10008 with LC1201	GPU Backend Spine	23.4R2-S3

IP Services for AI Networks

As described in the next few sections, various strategies can be employed to handle traffic congestion in the AI network.

Congestion Management

Al clusters pose unique demands on network infrastructure due to their high-density, and low-entropy traffic patterns, characterized by frequent elephant flows with minimal flow variation. Additionally, most Al modes require uninterrupted packet flow with no packet loss for training jobs to be completed.

For these reasons, when designing a network infrastructure for AI traffic flows, the key objectives include maximum throughput, minimal latency, and minimal network interference over a lossless fabric, resulting in the need to configure effective congestion control methods.

Data Center Quantized Congestion Notification (DCQCN), has become the industry-standard for endto-end congestion control for RDMA over Converged Ethernet (RoCEv2) traffic. DCQCN congestion control methods offer techniques to strike a balance between reducing traffic rates and stopping traffic all together to alleviate congestion, without resorting to packet drops.

DCQCN combines two different mechanisms for flow and congestion control:

- Priority-Based Flow Control (PFC), and
- Explicit Congestion Notification (ECN).

Priority-Based Flow Control (PFC) helps relieve congestion by halting traffic flow for individual traffic priorities (IEEE 802.1p or DSCP markings) mapped to specific queues or ports. The goal of PFC is to stop a neighbor from sending traffic for an amount of time (PAUSE time), or until the congestion clears. This process consists of sending **PAUSE control frames** upstream requesting the sender to halt transmission of all traffic for a specific class or priority while congestion is ongoing. The sender completely stops sending traffic to the requesting device for the specific priority.

While PFC mitigates data loss and allows the receiver to catch up processing packets already in the queue, it impacts performance of applications using the assigned queues during the congestion period. Additionally, resuming traffic transmission post-congestion often triggers a surge, potentially exacerbating or reinstating the congestion scenario.

We recommend configuring PFC only on the QFX devices acting as spine nodes.

Explicit Congestion Notification (ECN), on the other hand, curtails transmit rates during congestion while enabling traffic to persist, albeit at reduced rates, until congestion subsides. The goal of ECN is to reduce packet loss and delay by making the traffic source decrease the transmission rate until the congestion clears. This process entails marking packets with ECN bits at congestion points by setting the ECN bits to 11 in the IP header. The presence of this ECN marking prompts receivers to generate Congestion Notification Packets (CNPs) sent back to source, which signal the source to throttle traffic rates.

Combining PFC and ECN offers the most effective congestion relief in a lossless IP fabric supporting RoCEv2, while safeguarding against packet loss. To achieve this, when implementing PFC and ECN together, their parameters should be carefully selected so that ECN is triggered before PFC.

Load Balancing

The fabric architecture used in this JVD for both the Frontend and backend follows the 2-stage clos design, with every leaf node connected to all the available spine nodes, and via multiple interfaces. As a result, multiple paths are available between the leaf and spine nodes to reach other devices.

Al traffic characteristics may impede optimal link utilization when implementing traditional Equal Cost Multiple Path (ECMP) Static Load Balancing (SLB) over these paths. This is because the hashing algorithm which looks at specific fields in the packet headers will result in multiple flows mapped to the same link due to their similarities. Consequently, certain links will be favored, and their high utilization may impede the transmission of smaller low-bandwidth flows, leading to potential collisions, congestion and packet drops. To improve the distribution of traffic across all the available paths either Dynamic Load Balancing (DLB) or Global Load Balancing (GLB) can be implemented instead.

For this JVD Dynamic Load Balancing flowlet-mode was implemented on all the QFX leaf and spines nodes. Additional testing was conducted on the QFX5240-64OD in the "GPU Backend Fabric cluster 2" on page 11, to evaluate the benefits of Selective Dynamic Load Balancing, Reactive path rebalancing, and Global Load Balancing.

NOTE: These load balancing mechanisms are only available on the QFX devices.

Dynamic Load Balancing (DLB)

DLB ensures that all paths are utilized more fairly, by not only looking at the packet headers, but also considering real-time link quality based on port load (link utilization) and port queue depth, when selecting a path. This method provides better results when multiple long-lived flows moving large amounts of data need to be load balanced.

DLB can be configured in two different modes:

- Per packet mode: packets from the same flow are sprayed across link members of an IP ECMP group, which can cause packets to arrive out of order.
 - Flowlet Mode: packets from the same flow are sent across a link member of an IP ECMP group. A flowlet is defined as bursts of the same flow separated by periods of inactivity. If a flow pauses for longer than the configured inactivity timer, it is possible to reevaluate the link members quality, and for the flow to be reassigned to a different.

Some enhancements have been introduced for the QFX5230s and QFX5240s in recent versions of Junos OS.

- Selective Dynamic Load Balancing (SDLB): allows implementing DLB only to certain traffic. This feature is only supported on QFX5230-64CD, QFX5240-64OD, and QFX5240-64QD, starting in Junos OS Evolved Release 23.4R2, at the time this document publication.
- Reactive path rebalancing : allows a flow to be reassigned to a different (better) link, when the current link quality deteriorates, even if no pause in the traffic flow has exceeded the configured inactivity timer. This feature is only supported on QFX5240-64OD, and QFX5240-64QD, starting in Junos OS Evolved Release 23.4R2, at the time this document publication.

Global load balancing (GLB):

GLB is an improvement on DLB which only considers the local link bandwidth utilization. GLB on the other hand, has visibility into the bandwidth utilization of links at the next-to-next-hop (NNH) level. As a result, GLB can reroute traffic flows to avoid traffic congestion farther out in the network than DLB can detect.

NOTE: Each Language model will have a different traffic profile and characteristics, and therefore, class of service will need to be tuned to the specific model or models in use. *Introduction to Congestion Control in Juniper Al Networks* explores how to build a lossless fabric for Al workloads using DCQCN (ECN and PFC) congestion control methods and DLB. The

document was based on DLRM training model as a reference and demonstrates how different congestion parameters such as ECN and PFC counters, input drops and tail drops can be monitored to adjust configuration and build a lossless fabric infrastructure for RoCEv2 traffic. *Load Balancing in the Data Center* provides a comprehensive deep dive into the various load-balancing mechanisms and their evolution to suit the needs of the data center.

Configuration Walkthrough

IN THIS SECTION

- Apstra: Configure Apstra Server and Apstra ZTP Server | 32
- Apstra: Onboard the devices into Apstra | 33
- Onboarding devices | 33
- 1) Apstra Web UI: Create Agent Profile | 33
- 2) Apstra Web UI: Add Range of IP Addresses for Onboarding Devices | 34
- 3) Apstra Web UI: Acknowledge Managed Devices for Use in Apstra Blueprints | 35
- Apstra: Fabric Provisioning | 36
- 1) Apstra Web UI: Create Logical Devices and Interface Maps with Device Profiles | 36
- 2) Apstra Web UI: Create Rack types and Template in Apstra for the GPU Backend Fabric | 42
- 3) Apstra Web UI: Create a Blueprint for GPU Backend Fabric | 44
- Apstra Web UI: Creating Configlets in Apstra for DCQCN and DLB | 49

This section describes the steps to deploy one of the AI GPU Backend IP fabrics in the AI JVD lab, as an example of how to deploy new fabrics, using Juniper Apstra.

These steps will cover the AI GPU Backend IP fabric is Cluster 1 which consists of QFX5230-64CD switches in the spine role and QFX5230-64CD (stripe 1) and QFX5220-32CD (stripe 2) switches in the GPU Backend leaf role along with associated NVIDIA GPU servers and WEKA storage devices.

Similar steps should be followed to set up the Frontend and Storage Backend fabrics, as well as the AI GPU Backend IP fabric. The configurations for these are included in the Terraform repository described in the next section.

The Apstra Blueprints for all the fabrics have been created in the JVD AI lab, as shown in Figure 18.



Decloyment Status Q	nales Rect Causes Entry	d Warning	Urconnitted		Create Blueprint	
Backend GPU Fabric		Backend Storage Fabrie Datacenter	c	Frontend Mgmt Fabric		
Physical Structure:	1 pod, 2 racks 2 spines, 16 leaves, 12 generic systems	Physical Structure:	1 pod, 2 racks 2 spines, 4 leaves, 20 generic systems	Physical Structure:	1 pod, 2 racks 2 spines, 2 leaves, 26 generic systems	
Virtual Structure:	1 routing zone, 17 virtual networks	Virtual Structure:	1 routing zone	Virtual Structure:	1 routing zone, 2 virtual network	
Analytics		Analytics		Analytics		
Deployment Status	18	Deployment Status	6	Deployment Status	4	
Service Anomalies	0	Service Anomalies	0	Service Anomalies	0	
Probe Anomalies	0	Probe Anomalies	0	Probe Anomalies	0	
Root Causes:	0	Root Causes:	0	Root Causes:	0	
Version 1549 Total lines of config 15441	Last modified 3 hours ago	Version 226 Total lines of config 3624	Last modified 3 months ago	Version 163 Total lines of config 2064	Last modified 2 months a	
QFX5240 GPU Fabric Datacenter						
Physical Structure:	1 pod, 2 racks 4 spines, 4 leaves, 5 generic systems					
Virtual Structure:	1 routing zone, 24 virtual networks					
Analytics						
Deployment Status	8					
Service Anomalies	0					
Probe Anomalies	0					
Root Causes:	0					
Version 394 Total lines of config 8610	Last modified 4 days ago					

For more detailed information about installation and step-by-step configuration with Apstra, refer to the Juniper Apstra User Guide. Additional guidance in this walkthrough is provided in the form of notes.

Apstra: Configure Apstra Server and Apstra ZTP Server

A configuration wizard launches upon connecting to the Apstra server VM for the first time. At this point, passwords for the Apstra server, Apstra UI, and network configuration can be configured.

Apstra: Onboard the devices into Apstra

There are two methods for adding Juniper devices into Apstra for management: manually or in bulk using ZTP.

To add devices manually (recommended):

- In the Apstra UI navigate to Devices >> Agents >> Create Offbox Agents:
- This requires that the devices are preconfigured with a root password, a management IP and proper static routing if needed, as well as ssh Netconf, so that they can be accessed and configured by Apstra.

To add devices via ZTP:

• From the Apstra ZTP server, follow the ZTP steps described in the Juniper Apstra User Guide.

To add the QFX switches into Apstra, first log into the Apstra Web UI, choose the manual method of device addition as per above, and provide the appropriate username and password matching those preconfigured on the devices. Make sure the routers are configured accordingly.

NOTE: Apstra imports the configuration from the devices into a baseline configuration called **pristine configuration**, which is a clean, minimal, and free of any pre-existing settings that could interfere with the intended network design managed by Apstra. Apstra ignores the Junos configuration 'groups' stanza and does not validate any group configuration listed in the inheritance model, refer to the configuration groups usage guide. It is best practice to avoid setting loopbacks, interfaces (except management interface), routing-instances (except management-instance) or any other settings as part of this baseline configuration. Apstra sets the protocols LLDP and RSTP when the device is successfully Acknowledged.

Onboarding devices

To onboard the devices, follow these steps:

1) Apstra Web UI: Create Agent Profile

For the purposes of this JVD, the same username and password are used across all devices. Thus, only one Apstra Agent Profile is needed to onboard all the devices, making the process more efficient.

To create an Agent Profile, navigate to **Devices** >> **Agent Profiles** and then click on **Create Agent Profile**. Figure 19: Creating an Agent Profile in Apstra

Juniper Apstra**									
Blueprints		_						×	
Devices		Create Age	ent Profile					0 c	
- Managed Devices		Profile Paramete	ers						
Dystein Agents			Name						
Agent Profiles		N	JNPR_user						
OS Images			Distform						
277P Statua			hupor						
Devices			Junos			"			
Services			Username						
Device Profiles			Jet username:						
Design			jnpr						
Resources			Password						
Si Analytics			Set password:						
26 External Systems			•••••			0			
Platform		Open Options	0						
Ar Enverine									
14 CONSTRUCT			Key	1	/alue				
					No options				
						Create Anothe	Create		
÷.	i ie								

2) Apstra Web UI: Add Range of IP Addresses for Onboarding Devices

An IP address range can be provided to bulk onboard devices in Apstra. The ranges shown in the example below are shown for demonstration purposes only.

To onboard devices, navigate to **Devices** >> **Agents** and then click on **Create Offbox Agents**.

Figure 20: Adding a Range of IP Addresses in Apstra
Juniper Apstra ¹⁴	☆ 「樂 + Devices + Managed Devices	
Create Offbox System	m Agent(s)	×
	Agent Parameters	1
	Device Addresses (25 max)	
	172.16.10.1-172.16.10.5 172.16.10.2	
	Comma-separated list of hostnames, individual IP addresses, and IP address ranges, e.g. 1922148.1.5 1922168.110.mydevice.local 172214.103	
	Operation Mode FULL CONTROL TELEMETRY ONLY Platform	
	Select	
4 4	Junos (from agent profile) will be used if the platform will not be selected Username (will be taken from profile) Set username?	
	Password (will be taken from profile) Set password? Agent Profile	
	JNPR_user ×	
		Create
2. IC		TALL SUCCESS

3) Apstra Web UI: Acknowledge Managed Devices for Use in Apstra Blueprints

Once the offbox agent creation has been successfully executed for each device, the devices must be acknowledged by the user to complete the onboarding and make them part of the Apstra Blueprints. This moves the device state from OOS-QUARANTINE to OOS-READY.

Blueprints			Q. Filters applied: 1								1-18 of 18		
Devices	^												
Managed Devices		Appli	ed Query: Device In	formation: Blueprin	it = Backend GPU Fabric								
			Сору Э	Clear									
 Agent Profiles Packages 		Filter se	elected by 🗿 all	selected only	unselected only								
OS Images						Device Information					Agent In	formation	
			Management IP 0	Device Key 0	Device Profile 2	Hostname 9	State 0	Comms 0	Acknowledged?	Blueprint 0	Last Job Type 0	Job State 0	Action
Devices Services		0 selected									and the second s		
Davice Profiles			10.161.38.36	FU1923AN0040	Juniper_QFX5230-64CD	Backend-spine2	IS-ACTIVE	۲	0	Backend GPU Fabric	UPGRADE	SUCCESS	I
Docion	~		10.161.38.44	XC3623250052	Juniper_QFX5220-32CD	gpu-backend-stripe-002-leaf8	IS-ACTIVE		0	Backend GPU Fabric	CHECK	SUCCESS	÷
Percurren	Ĵ		10.161.37.179	FU1923AN0031	Juniper_QFX5230-64CD	gpu-backend-stripe-001-leaf7	IS-ACTIVE	¥	0	Backend GPU Fabric	UPGRADE	SUCCESS	:
Analytics	~		10 141 37 175	EU1023AN/0017	human OEV5210-64CD	and backand string (01 Janf2	IS ACTIVE			Backwood CDU Exhibit	LIDGRADE	SUCCESS	
External Systems	~		10.101.07.175	101123000017	Anger of Kalab area	Bourney and constants	13-ACTIVE		•	Catality of a radiity	OFGRADE	JOCCESS	•
Platform	~		10.161.37.178	FU1923AN0025	Juniper_QFX5230-64CD	gpu-backend-stripe-001-leaf8	IS-ACTIVE	٠	0	Backend GPU Fabric	CHECK	SUCCESS	:
Favorites	~		10,161.38.38	XC3623250053	Juniper_QFX5220-32CD	gpu-backend-stripe-002-leaf2	IS-ACTIVE		0	Backend GPU Fabric	INSTALL	SUCCESS	:
			10.161.38.37	XC0219270004	Juniper_QFX5220-32CD	gpu-backend-stripe-002-leaf1	IS-ACTIVE	÷	0	Backend GPU Fabric	INSTALL	SUCCESS	:
			10.161.38.40	XC3622190002	Juniper_QFX5220-32CD	gpu-backend-stripe-002-leaf4	IS-ACTIVE	٠	0	Backend GPU Fabric	INSTALL	SUCCESS	1
			10.161.38.42	XC3623290094	Juniper_QFX5220-32CD	gpu-backend-stripe-002-leaf6	IS-ACTIVE	÷	0	Backend GPU Fabric	INSTALL	SUCCESS	I

Figure	21: Acknow	ledging Ma	naged Devi	ces in Aps	tra Blueprints

Apstra: Fabric Provisioning

The following steps outline the provisioning of the GPU Backend Fabric with Apstra.

1) Apstra Web UI: Create Logical Devices and Interface Maps with Device Profiles

The GPU Backend fabric in Apstra uses a combination of QFX5230-64CD's (stripe-1) and QFX5220-32CD's (stripe-2) for the leaf nodes and QFX5230-64CD's for the spines. Logical Devices and Interface Maps must be created for the two types of switches.

For the QFX5230-64CD leaf nodes, the Logical Device and Interface Map are shown in Figures 22 and 23:

Figure 22: Apstra Logical Device for the QFX5230 Leaf Nodes



Figure 23: Apstra Interface Map for the QFX5230 Leaf Nodes

Juniper Apstra ¹⁴ 4.2.1-207		☆ 중 → Design > Interface Maps > Al-LabLe	af Medium 30x400, 32x200 and 18x400_QFX5230-64CD v9				
韶 Blueprints		Name Al-LabLeaf Medium 30x400, 32x200 and 18x400_QFX5230-64CD v9					
Devices	~	Logical device	Al-LabLeaf Medium 30x400, 26x200 and 16x400 v2 🅐				
ශී Design	^	Device profile	Juniper_QFX5230-64CD 🏓				
Logical Devices Interface Maps Rack Types Templates		Interface map preview					
Config Templates Configlets Property Sets TCP/UDP Ports Tags		SUMMARY 46 x 400 Gbps Superspine + Spine + Leaf + Access + Peer + Unu INTERFACES Con an interface to sugge the deads	Connected to * 26 × 200 Gbps sed * Generic Superspine * Spine * Leaf * Access * Peer * Unused * Generic				
🖨 Resources	~	1 5 9 13 17 21 25 29 33 37 43	44 49 55 47 At 45 60				
analytics	~	2 6 10 14 18 22 26 30 34 38 4	46 50 54 56 62 66 70				
32 External Systems	~	3 7 11 15 19 23 27 31 35 39 4	47 51 55 59 63 67 71				
Platform	~	4 8 12 16 20 24 28 32 36 40 44	48 32 56 60 64 68 72				
☆ Favorites	×	Unused interfaces (5) MAPPING Logical Device Contract for high referenced interface details 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Device Profile Cick on part to taggit inferenced interface details				
11 2	3 (←						

For the QFX5220 leaf nodes, the Logical Device and Interface Map are shown in Figures 24 and 25:

Figure 24: Apstra Logical Device for the QFX5220 Leaf Nodes

Juniper Apstra™ 4.2.1-207	☆ 🔗 → Design + Logical De	vices > AI-LabLeaf Small 16x400, 16x200	and 8x400	
器 Blueprints B Devices	← back to list			12 B 11
昭 Design				
Logical Devices	Updating the logical device ports	may not be allowed because it is referenced by	VI-LabLeaf Small 16x400, 16x200 and 8x400_QFX5220-32CD interface map.	
Interface Maps	Name			
Rack Types	Al-LabLeaf Small 16x400, 16x200	and 8x400		
Config Templates				
Configlets	PANEL#1			
Property Sets TCP/UDP Ports	TOTAL	PORT GROUPS		Connected to -
Tags	40 ports	24 x 400 Gbps Superspine • Spine • Leaf • Access •	16 x 200 Gbps Superspine + Spine + Leaf + Access +	
🛱 Resources		Peer • Unused • Generic	Peer • Unused • Generic	
a Analytics	1 5 8 11 17 27 25	29 93 97		
3 External Systems	2 6 10 14 18 22 26	30 34 38		
Platform	3 7 11 15 19 23 27	31 35 39		
☆ Favorites	4 8 12 16 20 24 26	32 36 40		

Figure 25: Apstra Interface Map for the QFX5220 Leaf Nodes

Juniper Apstra ^{te} 4.2.1-207		습 🆀 > Design > Interface Maps > Al-LabLe	af Small 16x400, 16x200 and 8x400QFX5220-	32CD	
铝 Blueprints		Name	Al-LabLeaf Small 16x400, 16x200 and 8x400QFX5	220-32CD	
Devices	~	Logical device	AI-LabLeaf Small 16x400, 16x200 and 8x400 A		
🛱 Design	^	Device profile	Juniper_QFX5220-32CD		
Logical Devices Interface Maps Rack Types Templates		Interface map preview			= 0
Config Templates Configlets Property Sets TCP/UDP Ports Tags		SUMMARY 24 x 400 Gbps Superspine + Spine + Leaf + Access + Peer + Unu	16 x 200 sed • Generic Superspine • Spine • Leaf • Acce) Gbps ss + Peer + Unused + Generic	Connected to •
🛱 Resources	~	INTERFACES Click on interface to toggle the details			
analytics	~	1 5 9 13 17 21 25 27 29 31			
3 External Systems	~	2 6 10 14 16 22 25 27 29 31 3 7 11 15 19 23 26 28 30 32			
Platform	~	4 8 12 16 20 24 26 28 30 32			
☆ Favorites	Ť	Unused interfaces (2) MAPPING Logical Device Color port to aggin referenced interface details S S S S S S S S S S S S S S		Device Profile CAR of non-15 single references Histocc attals STO DE DE DE DE DE DE DE DE DE DE STO DE DE DE DE DE DE DE DE DE	
	, I C				

For the QFX5230 leaf nodes, the Logical Device and Interface Map are shown in Figures 26 and 27:

Juniper Apstra [™] 4.2.1-207		☆ 🔏 → Design → Logical Devic	es + Al-Spine 64x400			
铝 Blueprints 目 Devices	~	+ back to list				1 2 19 11
Logical Devices		Updating the logical device ports ma	y not be allowed because it is referenced by	N-Spine 64x400_QFX5230-64CD interfa	ce map.	
Rack Types Templates Config Templates		Al-Spine 64x400				
Configlets Property Sets TCP/UDP Ports		PANEL #1 TOTAL	PORT GROUPS			Connected to -
Tags	~	64 ports	Superspine + Spine + Leaf + Access + Peer + Unused + Generic			
Analytics 옷 External Systems	ž	1 5 9 13 17 21 25 27 2 8 10 34 18 22 26 36	33 37 41 45 49 53 57 61 3 34 36 44 45 49 53 57 61			
🛱 Platform	~	3 7 11 12 19 23 27 3 4 8 12 16 20 24 26 3	4 35 37 45 47 51 55 57 63 8 36 45 44 48 53 56 64 64			

Figure 26: Apstra Logical Device for the QFX5230 Spine Nodes

Figure 27: Apstra Interface Map for the QFX5230 Spine Nodes

Juniper Apstra ^{me} 4.2.1-207		☆ 番 → Design → Interface Maps → AI-Spine	66x400_QFX5230-64CD					
體 Blueprints		Name	Al-Spine 64x400_QFX5230-64CD					
Devices	~	Logical device	Al-Spine 64x400 🏕					
명 Design	^	Device profile	Juniper_QFX5230-64CD 📌					
Logical Devices Interface Maps Rack Types Templates		Interface map preview						
Config Templates Configlets Property Sets TCP/UDP Ports Tags		64 x 400 Gbps Superspine + Spine + Leaf + Access + Peer + Unur	Led + Generic					
留 Resources 舗 Analytics	ž	1 5 9. 13 17 21 25 29 30 37 41						
3£ External Systems	~	2 6 10 14 18 22 26 30 34 38 47 3 7 11 15 19 23 27 31 35 39 43	46 50 54 58 65 47 43 65 10 45					
Platform	~	4 8 12 16 20 24 28 32 36 40 44	48 52 56 46 64					
☆ Favorites	~	Unused interfaces (2) MAPPING						
	K-	Logical Device Color port integrate elemental interface details Color port in taggin elemental interface details Color port of Color Color Color Color Color Color Color Color Color	Device Profile Citot or port insight enformant interface details					

For the QFX5240 spine and leaf nodes, the Logical Device and Interface Map are shown in Figures 28-29 and 30-31 respectively.

NOTE: Even though the QFX5240s are not part of the fabric deployment example in this section, we are including the Logical Device and Interface Map creation for the QFX5240s to highlight the changes made to the port numbering in Junos OS Release 23.4R2, which requires completely different logical devices and interface maps.

OLD PORT MAPPING (22	2.2X100)													
0 (8x100G)	2	4	6	8	10	12	14	16	18	20	22	24	26	28	30
1 (unused)	3	5	7	9	11	13	15	17	19	21	23	25	27	29	31
32 (8x100G)	34	36	38	40	42	44	46	48	50	52	54	56	58	60	62
33 (unused)	35	37	39	41	43	45	47	49	51	53	55	57	59	61	63
NEW PORT MAPPING (2	3.4R2)														
0 (8x100G)	4	8	12	16	20	24	28	32	36	40	44	48	52	56	60
1 (2x400G or 1x800G)	5	9	13	17	21	25	29	33	37	41	45	49	53	57	61
2 (8x100G)	6	10	14	18	22	26	30	34	38	42	46	50	54	58	62
3 (2x400G or 1x800G)	7	11	15	19	23	27	31	35	39	43	47	51	55	59	63

The following table shows the differences between the old and the new port mappings.

The Logical Device and Interface Map included below were created following the new port mapping.

Figure 28: Apstra Logical Device for the QFX5240 Spine Nodes

Juniper Apstra™ 4.2.1-207		습 🔗 Design + Logical	Devices + Al-Spine-Large 64x800 5240	(New Port Profile)		
 Blueprints Devices 		← back to list				
Contract Design Logical Devices Interface Maps Rack Types Terminates		Updating the logical device po Name Al-Spine-Large 64x800 5240 (orts may not be allowed because it is reference New Port Profile)	d by Al-Spine-Large 64x800QFX524	D-64OD-NNP Interface map.	
Config Templates ConfigTemplates Configlets Property Sets TCP/UDP Ports		PANEL #1 TOTAL	PORT GROUPS	32 x 800 Char		Connected to •
Tags 😫 Resources 纈 Analytics		1 5 0 13 1/ 21	Superspine & Spine & Sp	Superspine • Spine • Leaf • Access • Peer • Unused • Generic		
弦 External Systems ② Platform ☆ Favorites		2 6 10 14 15 22 3 7 11 15 19 23 4 8 22 16 20 24	20 30 34 42 46 50 54 58 62 27 33 35 37 43 47 51 55 59 63 28 32 36 40 44 48 52 56 60 64			
8	₩					

Figure 29: Apstra Interface Map for the QFX5240 Spine Nodes

Juniper Apstra™ 4.2.1-207	☆ 🐐 > Design > Interface Maps > AI-Spine-Large 64x800QFX5240-64OD-NNP	
பெலும் பில்லான் பிலான் பில்லான் பில்லான் பில்லான் பில்லான் பில்லான் பிலான் பில்லான் பில்லான் பில்லான் பில்லான் பில்லான் பில்லான் பில்லான் பில்லான் பில்லான் பில்லான் பில்லான் பில்லான் பில்லான் பில்லான் பில்லான் பில்லான் பில்லான் பில்லான் பில்லான் பிலான் பில் பிலு பில் பிலு பிலான் பில் பிலு பிலான் பில் பி பில் பி பிலு பி பி பில் பி பிலு பி பி பி பி பி பி பி பி பி பி பி பி பி	← back to list	
Design	Name Al-Spine-Large 64x800_QFX5240-640D-NNP	
Interface Maps Rack Types	Logical device AI-Spine-Large 64x800 5240 (New Port Profile)	
Templates Config Templates	Device profile Juniper_QFX5240-64OD_2 🔶	
Configlets Property Sets TCP/UDP Ports Tags	Interface map preview	
🛱 Resources 🗸 🗸	SUMMARY	Connected to -
 Analytics ∨ External Systems ∨ Platform ∨ 	32 x 400 Gbps 32 x 800 Gbps Superspine • Spine • Leaf • Access • Peer • Unused • Generic Superspine • Spine • Leaf • Access • Peer • Unused • Generic	
☆ Favorites 🗸 🗸	INTERFACES Click on interface to toggle the details	
	1 5 9 13 17 21 25 27 33 37 41 45 49 53 57 61 2 6 10 14 18 22 26 60 34 38 42 46 50 54 58 62 3 7 11 15 19 23 27 31 35 39 43 47 51 55 59 63	
	4 8 12 16 20 24 28 32 36 40 44 48 52 56 60 64	

Figure 30: Apstra Interface Map for the QFX5240 Leaf Nodes

Juniper Apstra™ 4.2.1-207	☆ 🔏 > Design > Logical Devices > Al-Lab-Leaf Rack1 64x800 5240 (New Port Profile)	
 器 Blueprints B Devices ~ 	← back to list	12° (8 11
52 Design ^ Logical Devices Interface Maps Rack Types Templates	Updating the logical device ports may not be allowed because it is referenced by Juniper_QFX5240-64ODAI-Lab-Leaf Rack1 64x800 Name AI-Lab-Leaf Rack1 64x800 5240 (New Port Profile)	30 NPP Interface map.
Config Templates Configlets Property Sets TCP/UDP Ports Tags	PANEL #1 PORT GROUPS 64 ports 4 x 400 Gbps Spine 12 x 400 Gbps Access • Unused • Generic 4 x 400 Spine	Connected to • 0 Gbps 12 x 400 Gbps ine Access • Unused • Ceneric
🛱 Resources ∨ ấá Analytics ∨ Xé External Systems ∨	32 × 800 Gbps Superspine • Spine • Leaf • Access • Peer • Unused • Generic	
월 Platform → ☆ Favorites →	1 5 9 13 17 28 29 23 27 41 48 47 51 57 61 2 6 10 14 28 47 33 42 46 50 57 61 3 7 14 48 47 50 54 50 62 3 7 14 48 47 51 57 61 3 7 14 48 47 56 54 50 62 3 7 14 48 47 51 57 61 3 7 14 53 64 50 54 50 62 3 7 14 35 9 43 15 55 59 43 4 11 12 15 26 26 40 44 45 52 56 40 44	

Figure 31: Apstra Logical Device for the QFX5240 Leaf Nodes

Juniper Apstra ^m 4.2.1-207		☆ 💏 > Design > Interface Maps > Juniper_QFX5240-64ODAI-Lab-Leaf Rack2 64x800-NPP	
 器 Blueprints B Devices 		← back to list	2 8 1
 Englical Devices Interface Maps Rack Types Templates Configiets 		Name Juniper_QFX5240-64ODAI-Lab-Leaf Rack2 64x800-NPP Logical device AI-Lab-Leaf Rack2 64x800 5240 (New Port Profile) ◆ Device profile Juniper_QFX5240-64OD_2 ◆	
Property Sets TCP/UDP Ports Tags Resources	*	Interface map preview SUMMARY	E B Connected to -
ﷺ External Systems		8 x 400 Gbps Spine 24 x 400 Gbps Access • Unused • Generic Superspine • Spine • Leaf • Access • Peer • Unused • Generic INTERFACES Click on interface to toggle the details	
8		1 5 7 11 17 21 25 29 33 37 41 45 49 53 57 61 2 6 10 14 15 22 26 33 37 41 45 49 53 57 61 3 7 41 15 22 26 30 34 38 42 46 50 54 53 62 3 7 11 15 10 23 27 31 35 39 43 47 51 55 57 43 4 8 12 16 20 24 28 32 36 40 44 48 52 56 60 64	

For the PTX10008 spine nodes also tested in cluster 1, the Logical Device and Interface Map are shown in Figures 32-33.

Figure 32: Apstra Interface Map for the PTX Spine Nodes

Aniper Apstra*		🕸 🕷 + Design + L	ogical Devices				O Datacenter Only	
Bueprints Bevices	~						Create Logical Device	
Design	^	Q, Filters applied 1					1-1 of 1 =	
kitorlian Maps Rack Types Templates Corlig Templates Corlights		Applied Query: Name -	/PTX/ Onar					
Property Sets 1CP/UOP Purts 1 Tags		Nante 0	Capabilities	Panels Count ©	Ports Count @	Ports Summary AJ-PTX-10x8-LD	Actions	
Resources Analytics External Systems Partform	> > > >	AI-PTX-1048-LD	72 × 400 Gbps	2	72	30 × 400 Gbps Superspine + Spine + Izel + Access + Piore - Utunad + Genetic 30 × 400 Gbps Superspine + Spine + Izel + Access + Piere + Utunad + Genetic	x • •	
₽ raones	*							

Figure 33: Apstra Logical Device for the PTX Spine Nodes

4.2.3-207		쇼 👘 + Design + Interface Maps + A	U-PTX-72x400G		
雪 Blueprints 圖 Devices	~	- back to list			2° 8° 8
28 Design	^	Name	AI-PTX-72x400G		
Logical Devices		Logical device	AI-PTX-10k8-LD 🕐		
Rack Types		Device profile	AL-PTX10K8 🕐		
Yongdates Corfig Templates Corfiglets		Interface map preview			
TCP/UOP Ports		SUMMARY			Connected to •
Tags					
Resources	~	72 x 400 Gbg Superspine • Spine • Leaf • Access • Pe	DS eer • Unused • Generic		
Resources Analytics	ž	72 x 400 Gbp Superspine • Spine • Leaf • Access • Po INTERFACES. C = IP • Portroit or grade	DS eer • Unused • Generic		
 Resources Analytics External Systems Platform 	* * * *	T2 × 400 Gbp Superspine + Spine + Leaf + Access + Pr NTERFACES 2 is at	25 er • Unused • Generic 107 1 107 1 107 2 108 21 45 27 20 85 38 48 88 109 21 45 20 10 10 10 10 10 10 10 10 10 10 10 10 10		
) Resources § Analytics § External Systems 9 Platform 9 Favorites	> > > > >	Superspine Spine Level Access Process Superspine Spine Level Access Process State Process	25 26 e • Unused • Generic 172 f 172 f 172 g 172 g 1		
) Resources (Analytics (External Systems) Platform Y Favorites	> > > > >	2 X 400 Gbp Superspine S (give Let Access M) Signer (give S) Signer (give S) 0 0 0 10 10 10 10 0 0 0 0 10	25 800 I 100 I	Device Protie	

2) Apstra Web UI: Create Rack types and Template in Apstra for the GPU Backend Fabric

Once the Logical Devices and Interface Maps are created, create the necessary rack types for the GPU Backend fabric.

The design requires two rack types: one with the QFX5230 leaf nodes (stripe 1) and another with the QFX5220 leaf nodes (stripe 2).

For the sake of brevity, only the snippet of the QFX5230 rack type is shown in Figure 34.

Edit Rack Type										,
Summary										
	Name									
	GPL	J-BK-Med-1-1v9								
	Descri	iption								
	AI R	tail-optimized Rack Group of u	p to 32 H100-bas	ied or 64 A100-b	ased Servers	. 1 spine uplinks				
	Maxim	um length 512 characters.								
	Fabric	Connectivity Design								
	Use thi	is option to design rack types use	d in 3-stage and 5-	stage fabric templa	ite					
	⊖ L3	Collapsed								
	Use thi	is option to design rack types use	d in a collapsed ten	plate (spineless)						
Configuration				Preview						
Leafs Access Sv	vitches	Generic Systems		Topology	Logical D	evices				
Leaf										
Name *						Leaf1_1	Leaf3_1	Leaf5_1	Leaf7_1	
Leaf1						Leaf2_1	Leaf4_1	Leaf6_1	Leaf8_1	
Leaf Logical Device					- 2	00000000	00000000	00000000	0000000	
Al-LabLeaf Mediu	m 30x400, 2	26x200 and 16x400 v2	×			dgx_h100_1	hgx_a100_1	hgx_a100_2	hgx_a100_4	
Links per spine (72 a	vailable) *	Link speed				dgx_h100_2		hgx_a100_3		
1		400 Gbps	×							
Redundancy Protoco	ol G 🔘 ESI									
Leaf										
Name*										
Leaf2										
Leaf Logical Device										
Al-LabLeaf Mediu	m 30x400, 2	26x200 and 16x400 v2	×							
Links per spine (72 a	vailable) *	Link speed								
1		400 Gbps	×							

Figure 34: Creating a Rack in Apstra

Once both the racks are ready, a Template is created in Apstra by navigating to **Design** -> **Templates** -> **Create Template**.

The new Template references the QFX5230 and QFX5220 rack types created in the previous step, and is deployed as a pure IP fabric, as shown in Figure 35.

Figure 35: Creating a Template in Apstra

•	Juniper Apstra™ 4.2.1-207		☆ 🔏 → Design	Templates Al Cluster GPU	I Fabric - Medium		
ෞ	Blueprints						
8	Devices			Name	Al Cluster GPU Fabric - Mee	lium	
5	Design			Туре	RACK BASED		
	Logical Devices Interface Maps		Topology Preview				
	Rack Types Templates			Selected Rack			
	Config Templates			Al			
	Configlets Property Sets TCP/UDP Ports Tags			Expand Nodes? Show Link	5?		
4	Resources						+
á	Analytics				ipine1	spir	*2 ·····
žź	External Systems			Bu	backend-med	(D)-bac	Anno smil
8	Platform	~		Leaf1_1 Leaf3_1	Leaf5_1 Leaf7_1	Leaf3_1 Leaf5_1	Leaf7_1 Leaf1_1
ž	Emporitor			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Leaf6 1 Leaf8 1	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Leaf8 1 Leaf2 1
м	ravontes			hgx_a100_1 hgx_a100_3	hgx_a100_4 dgx_h100_2	dgx_h100_1 hgx_a100_1	hgx_a100_2 hgx_a100_4
				00000000 here a100.2	dev b100 1	00000000 dex b100.2	00000000 bex a100 3
						up/	18x_14400_0
	2	k ⊮					
			Structure				
				Spines	2 of Al-Spine 64x400		
				Teer			
				Tags			
				Rack Types	1 of GPU-Backend-Med (6 g 1 of GPU-Backend-Sml (6 g	eneric systems) eneric systems)	
			Policies				
				Overlay Control Protocol	Pure IP Fabric		
				ASN Allocation Policy (spine)	Unique		

3) Apstra Web UI: Create a Blueprint for GPU Backend Fabric

Once the Apstra Template is ready, create a Blueprint for the GPU Backend fabric by navigating to the Blueprints and clicking on Create Blueprint as shown in Figure 36.

Figure 36: Creating a Blueprint in Apstra

Juniper Apstra™ 4.2.1-207	☆ 🔏 → Blueprints				Î
Blueprints				_	
🗃 Devices 🗸 🗸	\bigcirc				• Create Blueprint
🛱 Design 🔨 🔨	Status An	emalies Causes	Errors Warnings	Changes	\square
Logical Devices			\bigcirc \bigcirc	\bigcirc	2

Provide a name for the new blueprint, select data center as the reference design, and select Rack-based. Then select the template that was created in the previous step which will include the two rack types that were created for the QFX5230 leaf nodes and the QFX5220 leaf nodes. Figure 37: New Blueprint Attributes in Apstra

Create Blueprint			×
Blueprint paramete	rs		
	Name *		
	Backend GPU Fabric		
	Reference Design *		
	O Datacenter		
	Freeform		
	Filter Templates All • RACK BASED OD BASED COLLAPSED		
	Template *		
	Al Cluster GPU Fabric - Medium	×	
	Spine to Leaf Links Underlay Type		
	O IPv4 ○ IPv6 RFC-5549 ○ IPv4-IPv6 Dual Stack		
	Spine to Superspine Links		
	O IPv4 O IPv6 RFC-5549 IPv4-IPv6 Dual Stack		
		Create Another?	reate

Once the blueprint is successfully initiated by Apstra, it will be included in the Blueprint dashboard as shown below.

☆	ulies Root Ball	d Bald Wornings	Uncommitted	Create Blueprin
Q Backend GPU Fabric Dutacenter		Backend Storage Fabr	ic	1-4 of 4 (1)
Physical Structure:	1 pod, 2 racks 2 spines, 16 leaves, 12 generic systems			
Virtual Structure:	1 routing zone, 17 virtual networks			
Analytics				
Deployment Status	N/A			
Service Anomalies	N/A			
Probe Anomalies	N/A			
Root Causes:	N/A			

Figure 38: New Blueprint Added to Blueprint Dashboard

Notice that the Deployment Status, Service Anomalies, Probe Anomalies and Root Causes all shown as N/A. This is because you will need to complete additional steps that inlcudes mapping the different roles in the blueprint to the physical devices, defining which interfaces will be used, etc.

When you click on the blueprint name and enter the blueprint dashboard it will indicate that the blueprint has not been deployed yet.

Figure 39: New Blueprint's dashboard

The Staged view as depicted in Figure 40 shows that the topology is correct, but attributes such as mandatory ASNs and loopback addressing for the spines and the leaf nodes, and the spine to leaf links addressing must be provided by the user.

Figure 40: Undeployed Blueprint Dashboard



You will need to edit each one of these attributes and select from predefined pools of addresses and ASNs, as shown in the example on Figure 41, to fix this issue.

Figure 41: Selecting ASN Pool for Spine Nodes

		🖬 Stage			
	Physical S- Virtual O Policies	▲ 0/2	ASNs - Spines 1-5 of 10	d⊛ Fabric Settings	
		_	< >	iges R	Selection Build
				n Uncommitted Changes	
		0	Pool Name	Translogy Label	
		selected		North Contraction	A 0/2 ASNs - Spines
			Backend Storage Fabric Spine ASNs		▲ 0/16 ASNs - Leafs
			Frontend Management Fabric		▲ 0/2 Loopback IPs - Spines
			QFX5240 GPU Fabric Leaf ASNs		▲ 0/16 Loopback IPs - Leafs
	in tacker- britader- britader- britader- britader- policitader- po		QFX5240 GPU Fabric Spine ASNs	iren mpi batana, iren mpi batana, iren mpi batan	▲ 0/128 Link IPs - Spines<>Leafs

You will also need to select Interface Maps for each devices' role and along with assignment of system IDs as shown in Figures 42-43.

Figure 42: Mapping Interface Maps to Spine Nodes

	C Reperints - Backend GPU Fabric - Dashboard	
Update interface ma	p for Al-Spine 64x400	Tings
 Q	1-2 of 2 🦳 🗧	X Selection Build
Name \$	Interface Map	
spine1	Al-Spine 64x400_QFX5230-64CD X Juniper_QFX5230-64CD	Manage Interface Maps 🕈
spine2	Al-Spine 64x400_QFX5230-64CD X Juniper_QFX5230-64CD	Z 1-2 c
		Node Name Device Profile
	Update Assignments	spine1 Not assigned
		▲ 0/8 Al-LabLeaf Medium 32x400, 32x200 and 16x400
		Al-LabLeaf Small 16x400, 16x200 and 8x400
		▲ 0/4 H100 Server GPU 8x200G (optional) ▲ 0/8 A100 Server GPU 8x200G (optional)

Assign Systems			NA NA Analytics		Active		
٩				1-18 of 18	Not Assigned		⊘ ↑
Name \$	Role \$	Hostname \$	System ID \$	Deploy Mode \$	TOPOTOGY LADR	Assigned System ID	s - Manager
spine1	Spine	spine1	[3730 (10.161.37.164) × GP330 (10.161.37.164)	 Deploy Ready Drain Undeploy 	+	Nodes R Node	1-18 of
spine2	Spine	spine2	Salect.	Deploy Ready Drain Undeploy	C D D D D D D D D D D D D D D D D D D D	spine1 spine2 gpu_backend_med_001_leaf1	Not assign Not assign Not assign
gpu_backend_med_001_leaf1	Leaf	gpu-backend-med- 001-leaf1	Select.	Deploy Ready Drain Undeploy	BO O O O Bpil backen O O O O O O O O O O gpu_backen.	gpu_backend_med_001_leaf2 gpu_backend_med_001_leaf3 gpu_backend_med_001_leaf4	Not assig Not assig Not assig
an baland and 001 haf	Leaf	gpu-backend-med-	Select	C Deploy Ready		gpu_backend_med_001_leaf6	Not assign

Figure 43: Mapping Spine Nodes to Physical Devices (System IDs)

Once all these steps are completed, you can commit all the changes and Apstra will generate and push all the necessary vendor-specific configuration to the nodes. Once this has been completed you should be able to view an active blueprint that represents the successfully deployed fabric as shown in Figure 44.

Figure 44: Mapping Spine Nodes to Physical Devices 2 (System IDs)

Blueprints		Dashboard 🖉 Analytics 🖹 Staged	Jncommitted ((13) Active 3 Time Voyager	
Devices	~			
Design	^	Search	Q	T Find by tags
Logical Devices			0	
Interface Maps		🚦 Physical 3년- Virtual ⓒ Policies 🖽 Catalog @, Query 국	Anomalies 🖧 Connectivity Templates 🏾 🗐 Fabric Settings	
Templates				_
Config Templates		Topology Nodes Links Interfaces Racks Pods	Layer Anomalies: All Services Selection St	atus
Configlets				
TCP/UDP Ports		Q Nodes Q Links	No Anomalies	
Tags		Selected Rack Selected Node	Topology Label	All Services
Resources	~	All •	Name - Anomalies:	BGP
Analytics	~		0 Anomalies:	Cabling
External Systems	~	C Expand Nodes? C Show Links?	0 Anomalies:	Config
Platform	~			
Favorites	~	IXIA-AresONE	+ 0 Anomalies:	Hostname
		spine1	spine2	Interface
			Anomalies:	LAG
		vu backen gpu backen gpu backen gpu backen	gpu backen gpu backen gpu backen. 0 Anomalies:	Liveness
			0000 0000 0000	

Apstra Web UI: Creating Configlets in Apstra for DCQCN and DLB

As of Apstra 4.2.1, features such as ECN and PFC (DCQCN), and DLB are not natively available. Thus, to deploy the necessary configuration to enable these features on the fabric devices, Apstra Configlets are used.

The configuration used for the DCQCN and DLB features on the QFX devices is as follows:

```
/* DLB configuration */
forwarding-options {
  enhanced-hash-key {
    ecmp-dlb {
      flowlet;
      ether-type {
        ipv4;
      }
    }
  }
  hash-key {
    family inet {
      layer-3;
      layer-4;
    }
  }
}
/* DCQCN configuration */
class-of-service {
    classifiers {
        dscp mydscp {
            forwarding-class CNP {
                loss-priority low code-points 110000;
            }
            forwarding-class NO-LOSS {
                loss-priority low code-points 011010;
            }
        }
    }
    drop-profiles {
        dp1 {
            interpolate {
                fill-level [ 55 90 ];
```

```
drop-probability [ 0 100 ];
        }
    }
}
shared-buffer {
    ingress {
        buffer-partition lossless {
            percent 80;
        }
        buffer-partition lossless-headroom {
            percent 10;
        }
        buffer-partition lossy {
            percent 10;
        }
    }
    egress {
        buffer-partition lossless {
            percent 80;
        }
        buffer-partition lossy {
            percent 10;
        }
    }
}
forwarding-classes {
    class CNP queue-num 3;
    class NO-LOSS queue-num 4 no-loss pfc-priority 3;
}
congestion-notification-profile {
    cnp {
        input {
            dscp {
                code-point 011010 {
                    pfc;
                }
            }
        }
        output {
            ieee-802.1 {
                code-point 011 {
                    flow-control-queue 4;
                }
```

```
}
            }
        }
    }
    interfaces {
        et-* {
            congestion-notification-profile cnp;
            scheduler-map sm1;
            unit * {
                classifiers {
                    dscp mydscp;
                }
            }
        }
    }
    scheduler-maps {
        sm1 {
            forwarding-class CNP scheduler s2-cnp;
            forwarding-class NO-LOSS scheduler s1;
        }
    }
    schedulers {
        s1 {
            drop-profile-map loss-priority any protocol any drop-profile dp1;
            explicit-congestion-notification;
        }
        s2-cnp {
            transmit-rate percent 5;
            priority strict-high;
        }
    }
}
```

The configuration used for the DCQCN features on the PTX10008 as spine devices is as follows:

```
/* DCQCN configuration */
class-of-service {
    classifiers {
        dscp mydscp {
            forwarding-class rdma-cnp {
                loss-priority low code-points 110000;
        }
}
```

```
forwarding-class rdma-ecn {
                                loss-priority low code-points 011010;
                        }
                }
        }
        drop-profiles {
        dp-ecn {
                fill-level 1 drop-probability 0;
                fill-level 3 drop-probability 100;
                }
        }
        forwarding-classes {
        class network-control queue-num 3;
        class other queue-num 2;
        class rdma-cnp queue-num 0;
        class rdma-ecn queue-num 1 no-loss;
        }
        monitoring-profile {
        mp1 {
                        export-filters filt1 {
                                peak-queue-length {
                                percent 0;
                        }
                        queue [ 0 1 ];
                }
        }
}
interfaces {
    et-* {
        scheduler-map sched-map-aiml;
        monitoring-profile mp1;
        unit * {
            classifiers {
                dscp mydscp;
            }
        }
    }
}
scheduler-maps {
    sched-map-aiml {
        forwarding-class network-control scheduler sched-nc;
        forwarding-class other scheduler sched-other;
        forwarding-class rdma-cnp scheduler sched-cnp;
```

```
forwarding-class rdma-ecn scheduler sched-ecn;
   }
}
schedulers {
    sched-cnp {
        transmit-rate percent 1;
        priority high;
    }
    sched-ecn {
        transmit-rate percent 97;
        buffer-size temporal 4063;
        priority medium-high;
        drop-profile-map loss-priority any protocol any drop-profile dp-ecn;
        explicit-congestion-notification;
    }
    sched-nc {
        transmit-rate percent 1;
        priority medium-high;
    }
    sched-other {
        priority low;
    }
}
```

To create the DCQCN configlets navigate to **Design** -> **Configlets** -> **Create Configlet**, and click on Create configlet.

Provide a name for the config, select the operating system, vendor and configuration mode and paste the above configuration snippet on the template text box as shown below:

Figure 45: DCQCN Configlet Creation in Apstra

Juniper Apstra™ 4.2.1-207	☆ 番 → Design → Configlets	Datacenter Only
8 Blueprints		
Devices		Create Configlet
C Design		
Logical Devices Interface Maps Rack Types	reate Confidet	Actions
Templates Config Templates		
Configlets Property Sets	Start creation of a new confight by Milling the form. Alternatively, you can 🔔 Import Confight Torm 350K. Name "	12 12 IF W
TCP/UDP Ports	DCQCN for AI Devices	2 2 4 4
Tags	Anja hunt tion reference	
Resources	Generation	12 18 10 11
a Analytics	Cong style • Anos NOS E 05 SONC	10 10 10 W
🔀 External Systems	Section " Top-Level Interface-Lovel	
Platform	O Hirschical	
☆ Favorites	G Set / Delete G Set	82 18 18 T
	Unone Finplate fort* If is investoring (12 12 IF W
	D3 description particular set into -petropy any particular any analyzable (and a set into -petropy and a set into-petropy and a set into -petropy and a set into-petr	8 8 8 8
	Grate Another? Create	27 12 IF T
8	Procept-4 Junoi: Str Bosto Scrutt	12 12 IF T

The configlet should be applied to the devices, both leaf and spine roles within the blueprint. Navigate back to the blueprint dashboard and the move to **Staged** -> **Catalog** -> **Import.** Select the configlet you want to apply, and the device role where you want to apply it.

Figure 46: Applying DCQCN Configlets to Devices in Apstra

Juniper Apstra ^{ts} 4.2.1-207		☆ 💣 + Blueprin	s > Backend GPU Fabric > Active > Physical > Status	≻ €
Blueprints		Dashboard	Mariytics a Staged a Uncommitted ((色)) Active ③ Time Voyager	
Devices	~			
C Design	^	Search	Q	T Find by tags
Logical Devices Interface Maps Rack Types Templates Confer Templates		E Physical 54	Virtual © Policies 🖸 Catalog 🗮 Tasks 4. Connectivity Templates 🗐 Fabric Settings	
Configlets Property Sets TCP/UDP Ports Tags			Import Configlet from Global Catalog Content DQQN torAl Doven *	Import Configlet
🛱 Resources	~		Auros system + Template Fox	2
a Analytics	~		Configlet Scope	
★ External Systems	~		role in ["spine", "leaf"]	
Platform	~			
✿ Favorites	×		Not • 0 Filter molt Sect Hards Realt Sector Realt O tor	
2	₩		Import Countget	

After successfully importing the configlet into the blueprint it should be listed in the catalog. You need to commit the changes for the configuration to be deployed to the devices.

			-
Blueprints	Dashboard 🗠 Analy	tics 🗈 Staged 🖏 Uncommitted (15) Active 🕉 Time Voyager	
Devices 🗸			
Design	O Search	٩	T Find by tags
Logical Devices Interface Maps Rack Types	▲ 📀 ■ Physical 34- Virtual ⊘ Policie:	Comparing the second se	
Templates Config Templates	Logical Devices Interface Maps Property S	ets Configlets AAA Servers Tags	
Configlets Property Sets TCP/UDP Ports			Import Configlet
Tags	Q.		1-1 of 1
Resources 🗸 🗸	Name \$	Node Condition	Actions
Analytics 🗸 🗸	DCQCN for AI Devices	role in ["spine", "leaf"]	<i>x</i> .
External Systems			
Favo	Ints + Backend GPU Fabric + Uncommitted + Logical	Diff D Revert of Con	imit 🗗
① Dashboar	d Analytics	Committed ((5)) Active S Time Voyager	3
🛱 Logical Diff	Full Nodes Diff State) Warnings Commit Check	
Q		1:3 of 1	()) () () () () () () () () (
	Action ¢	Name ©	
Type 🗢			

Figure 47: Applying DCQCN Configlets to Devices in Apstra

NVIDIA Configuration

IN THIS SECTION

- Converting NVIDIA ConnectX NICs from Infiniband to Ethernet | 56
- Identifying NICs and GPUs mappings and assigning the appropriate interface name | 61
- Identify PBX Connections | 63
- Changing NIC attributes | 66
- How to Change a NIC's Interface Name, and Assign IP Addresses and Routes | 67
- To Map an Interface Name to a Specific NIC (Physical Interface) | 69
- To Change the NIC Name | **72**
- To Change the Current IP Address or Assign an IP Address to the NIC | 74
- To Change or Add Routes to the NIC | **75**
- Configuring NVIDIA DCQCN ECN | 76
- Notification Point (NP) Parameters | 78

- Reaction Point (RP) Parameters | 81
- NVIDIA DCQCN PFC Configuration | 82
- NVIDIA TOS/DSCP Configuration for RDMA-CM QPS (RDMA Traffic) | 85
- Configuring NVIDIA to use the management interface for NCCL control traffic: | 89

NVIDIA® ConnectX® family of network interface cards (NICs) offer advanced hardware offload and acceleration features, and speeds up to 400G, supporting both Ethernet and Infiniband protocols.

Always refer to the official manufacturer documentation when making changes. This section provides some guidelines based on the AI JVD lab testing.

Converting NVIDIA ConnectX NICs from Infiniband to Ethernet

By default, the NVIDIA ConnectX NICs are set to operate as Infiniband interfaces and must be converted to Ethernet using the mlxconfig tool.

1) Check the status of the ConnectX NICs using sudo mst status.

NOTE: Mellanox Software Tools (MST) is part of the Mellanox firmware tools suite and can be used to manage and interact with Mellanox network adapters.

```
user@A100-01:/dev/mst$ sudo mst -h
Usage:
    /usr/bin/mst {start|stop|status|remote|server|restart|save|load|rm|add|help|version|gearbox|
cable} Type "/usr/bin/mst help" for detailed help
user@A100-01:/dev/mst$ sudo mst status | egrep "module|load"
MST modules:
    MST PCI module loaded
    MST PCI configuration module loaded
```

Start the mst service or load the mst modules if necessary.

Example:

The example shows "MST PCI module is not loaded". To load it, use the command modprobe mst_pci.

2) Identify the interface that you want to convert.

This **sudo mst status -v** command will provide a list of Mellanox devices (ConnectX-6 and ConnectX-7 NICs) detected on the system, along with their type, Mellanox device name, PCI addresses, RDMA interface name, NET interface name, and NUMA ID, as shown in the example below:

```
user@A100-01:/dev/mst$ sudo mst status -v
MST modules:
-----
   MST PCI module loaded
   MST PCI configuration module loaded
PCI devices:
-----
DEVICE_TYPE
                                              PCI
                   MST
                                                      RDMA
                                                               NET
                                                                                 NUMA
ConnectX7(rev:0)
                   /dev/mst/mt4129_pciconf7.1 cb:00.1 mlx5_13 net-eth13
                                                                                 1
```

ConnectX7(rev:0)	/dev/mst/mt4129_pciconf7	cb:00.0	mlx5_12	net-gpu6_eth	1				
ConnectX7(rev:0)	/dev/mst/mt4129_pciconf6.1	c8:00.1	mlx5_11	net-enp200s0f1np1	1				
ConnectX7(rev:0)	/dev/mst/mt4129_pciconf6	c8:00.0	mlx5_10	net-gpu7_eth	1				
ConnectX7(rev:0)	/dev/mst/mt4129_pciconf5.1	8e:00.1	mlx5_19	net-eth19	1				
ConnectX7(rev:0)	/dev/mst/mt4129_pciconf5	8e:00.0	mlx5_18	net-gpu5_eth	1				
ConnectX7(rev:0)	/dev/mst/mt4129_pciconf4.1	8b:00.1	mlx5_17	net-enp139s0f1np1	1				
ConnectX7(rev:0)	/dev/mst/mt4129_pciconf4	8b:00.0	mlx5_1	net-gpu4_eth	1				
ConnectX7(rev:0)	/dev/mst/mt4129_pciconf3.1	52:00.1	mlx5_3	net-enp82s0f1np1	0				
ConnectX7(rev:0)	/dev/mst/mt4129_pciconf3	52:00.0	mlx5_2	net-gpu3_eth	0				
ConnectX7(rev:0)	/dev/mst/mt4129_pciconf2.1	51:00.1	mlx5_1	net-enp81s0f1np1	0				
ConnectX7(rev:0)	/dev/mst/mt4129_pciconf2	51:00.0	mlx5_0	net-gpu2_eth	0				
ConnectX7(rev:0)	/dev/mst/mt4129_pciconf1.1	11:00.1	mlx5_9	net-enp17s0f1np1	0				
ConnectX7(rev:0)	/dev/mst/mt4129_pciconf1	11:00.0	mlx5_8	net-gpu1_eth	0				
ConnectX7(rev:0)	/dev/mst/mt4129_pciconf0.1	0e:00.1	mlx5_7	net-enp14s0f1np1	0				
ConnectX7(rev:0)	/dev/mst/mt4129_pciconf0	0e:00.0	mlx5_6	net-gpu0_eth	0				
ConnectX6DX(rev:0)	/dev/mst/mt4125_pciconf0.1	2c:00.1	mlx5_5	net-enp44s0f1np1	0				
ConnectX6DX(rev:0)	/dev/mst/mt4125_pciconf0	2c:00.0	mlx5_4	net-mgmt_eth	0				
ConnectX6(rev:0)	/dev/mst/mt4123_pciconf0.1	a9:00.1	mlx5_15	net-eth15	1				
ConnectX6(rev:0)	/dev/mst/mt4123_pciconf0	a9:00.0	mlx5_14	net-weka_eth	1				
Cable devices:									
mt4129_pciconf7_cab	le_0								
mt4129_pciconf6_cable_0									
mt4129_pciconf5_cab	le_0								
mt4129_pciconf4_cab	le_0								
mt4129_pciconf3_cable_0									
mt4129_pciconf2_cable_0									
mt4129_pciconf1_cable_0									
mt4129_pciconf0_cab	le_0								

For the first interface in the list, you can identify the following:

• Type = ConnectX7(rev:0)

mt4125_pciconf0_cable_0
mt4123_pciconf0_cable_0

- Mellanox device name = mt4129_pciconf7 (/dev/mst/mt4129_pciconf7)
- PCI addresses = cb:00.0
- RDMA interface name = mlx5_12
- NET interface name = **net-gpu6_eth**

• NUMA = **1**

Notice that for some of the interfaces the name follows the standard Linux interface naming scheme (e.g. net-enp14s0f1np1), while others do not (e.g. net-gpu0_eth). The interface names that do not follow the standard are user defined names for easy identification purposes. That means the default name was changed in the /etc/netplan/. We will show an example of how to do this later in this section.

3) Identify what mode a given interface is running using

mlxconfig -d <device> query

EXAMPLE:

```
user@A100-01:~/scripts$ sudo mlxconfig -d /dev/mst/mt4129_pciconf7 query | grep LINK_TYPE
LINK_TYPE_P1 IB(1)
LINK_TYPE_P2 IB(1) <= indicates link is operating in Infiniband mode</pre>
```

Notice that you need to use the Mellanox device name, including the path (/dev/mst/mt4129_pciconf7).

Also, LINK_TYPE_P1 and LINK_TYPE_P2 refer to the two physical ports in a dual-port Mellanox adapter.

4) If an interface is operating in Infiniband mode, you can change the mode for ethernet mode using

mlxconfig -d <device> set [LINK_TYPE_P1=<link_type>] [LINK_TYPE_P2=<link_type>]

EXAMPLE:

user@A100-01:~/scri	.pts\$ sudo mlxconfig -d /dev/ms	st/mt4129_pciconf7 set	LINK_TYPE_P1=2				
LINK_TYPE_P2=2							
Device #1:							
Device type:	ConnectX7						
Name:	MCX755106AS-HEA_Ax						
Description:	NVIDIA ConnectX-7 HHHL Adapter Card; 200GbE (default mode) / NDR200 IB; Dual-						
port QSFP112; PCIe 5.0 x16 with x16 PCIe extension option; Crypto Disabled; Secure Boot Enabled							
Device:	/dev/mst/mt4129_pciconf7						
Configurations:		Next Boot	New				
LINK_TYPE_P	1	ETH(2)	ETH(2)				
LINK_TYPE_P	2	ETH(2)	ETH(2)				
Apply new Configur	ation? (y/n) [n] : y						
Applying Done!							
-I- Please reboot m	achine to load new configurat:	ions.					
user@A100-01:~/scri	.pts\$ sudo mlxconfig -d /dev/ms	st/mt4129_pciconf7 quer	y grep LINK_TYPE				

LINK_TYPE_P1	ETH(2)	
LINK_TYPE_P2	ETH(2)	<= indicates link is operating in Ethernet mode

Again, notice that you need to use the Mellanox device name, including the path (/dev/mst/ mt4129_pciconf7).

NOTE: Changes via mlxconfig require the box to be power cycled.

To check the status of the interface you can use the mlxlink:

```
user@A100-01:/dev/mst$ sudo mlxlink -d /dev/mst/mt4129_pciconf4
Operational Info
-----
State
                                : Active
Physical state
                                : LinkUp
                                : 200G
Speed
Width
                                : 4x
FEC
                                : Standard_RS-FEC - (544,514)
Loopback Mode
                                : No Loopback
Auto Negotiation
                                : ON
Supported Info
-----
Enabled Link Speed (Ext.)
                               : 0x00003ff2
(200G_2X,200G_4X,100G_1X,100G_2X,100G_4X,50G_1X,50G_2X,40G,25G,10G,1G)
Supported Cable Speed (Ext.)
                                : 0x000017f2
(200G_4X,100G_2X,100G_4X,50G_1X,50G_2X,40G,25G,10G,1G)
Troubleshooting Info
-----
Status Opcode
                                : 0
Group Opcode
                                : N/A
Recommendation
                                : No issue was observed
Tool Information
-----
Firmware Version
                                : 28.39.2048
amBER Version
                                : 2.22
MFT Version
                                : mft 4.26.0-93
```

For more details, you can refer to:

HowTo Find Mellanox Adapter Type and Firmware/Driver version (Linux) (nvidia.com)

Identifying NICs and GPUs mappings and assigning the appropriate interface name

NICs can be used by any GPU at any time; it is not hard coded that a given GPU can only communicate with the outside world using a specific NIC card. However, there are preferred communication paths between GPUs and NICs, which in some cases could be seen as a 1:1 correspondence between them. This will be shown in the steps below.

NCCL (NVIDIA Collective Communications Library) will choose the path that has the best connection from a given GPU to one of the NICs.

To identify the paths selected by NCCL and what the best path between a GPU and a NIC is, follow these steps:

Use the **nvidia-smi topo -m** command, which displays topological information about the system, to identify the connection type between GPUs and NICs:

EXAMPLES:

• DGX H100:

Figure 48. Nvidia H100 System Management Interface (SMI) system topology information

iw	10 11 0	0-01	.~\$	nvid	lia-s	mi t	000	-m															
	GPU0	GPU1	GPU2	GPU3	GPU4	GPU5	GPU6	GPU7	NICO	NICL	NIC2	NIC3	NIC4	NIC5	NIC6	NIC	NIC8	NIC9	NICIO	NICII	CPU Affinity	NUMA Affinity	GPU NUMA
GPUO	x	NV18	NV18	NV18	NV18	NV18	NV18	NV18	PXB	SYS	SYS	SYS	SYS	SYS	SYS	SYS	SYS	SYS	SYS	SYS	0-55,112-167	0	N/A
GPU1	NV18	x	NV18	NV18	NV18	NV18	NV18	NV18	SYS	SYS	SYS	PXB	SYS	SYS	SYS	SYS	SYS	SYS	SYS	SYS	0-55,112-167	0	N/A
GPU2	NV18	NV18	x	NV18	NV18	NV18	NV18	NV18	SYS	SYS	SYS	SYS	PXB	SYS	SYS	SYS	SYS	SYS	SYS	SYS	0-55,112-167	0	N/A
GPU3	NV18	NV18	NV18	x	NV18	NV18	NV18	NV18	SYS	SXS	SXS	SXS	SXS	PXB	SYS	SXS	SXS	SXS	SXS	SXE	0-55,112-167	0	N/A
GPU4	NV18	NYLE	NV18	NV18	x	NV18	NV18	NV18	SYS	SXS	SXS	SXS	SXS	SXS	PXB	SYS	SXS	SXS	SXS	SXS	56-111,168-223	1	N/A
GPU5	NV18	NV18	NV18	NV18	SX18	x	NV18	NV18	SYS	SXS	SXS.	SXS	SXS	SXS	SXS	SXS	SXS	PXB	SYS	SXS	56-111,168-223	1	N/A
GPUG	NV18	NVLB	NV18	NV18	NYLE	BING	x	NV18	SYS	SXE	SXS	SXS	SXS	SXS	SXS	SXS	SXS	SXS	PXB	SYS	56-111,168-223	1	N/A
GPU7	NV18	NV18	NV18	BIX18	NV18	NV18	NV18	X	SYS	SXS	SXX	SXS	SXX	SXS	SXS	SXS	SXS	SXS	SXS	PXB	56-111,168-223	1	N/A
NICO	PAB	515	315	212	212	212	815	212	A	515	212	275	212	315	315	272	315	315	315	212			
NICI	SIS	515	915	212	315	212	315	212	215	DTY	PIX	SIS	575	212	212	515	315	315	212	212			
NTC2	CVC	BYB	842	842	eve	eve	eve	eve	CARS -	CVC	eve	313	CAS.	CVC	ase eve	exe	CAR .	848 CVC	exe	alle eve			
NICA	SVS	SYS	PYR	SAS SVS	SVS	SAS	SVS	SVS	SAR	SAR	SAS	eve	Y	SVS	SAS	SVS	SVS	SVS	SVS	SVS			
NTCS	SVS	SYS	SYS	PYB	SYS	SVS	SYS	SYS	SYS	SYS	SYS	SYS	SYS	X	SYS	SYS	SYS	SYS	SYS	SYS			
NIC6	SYS	SYS	SYS	SYS	PXB	SYS	SYS	SYS	SYS	SYS	SYS	SYS	SYS	SYS	x	SYS	SYS	SYS	SYS	SYS			
NIC7	SYS	SYS	SYS	SYS	SYS	SYS	SYS	SYS	SYS	SYS	SYS	SYS	SYS	SYS	SYS	x	PIX	SYS	SYS	SYS			
NICB	SYS	SYS	SYS	SYS	SYS	SYS	SYS	SYS	SYS	SYS	SYS	SYS	SYS	SYS	SYS	PIX	x	SYS	SYS	SYS			
NIC9	SYS	SYS	SYS	SYS	SYS	PXB	SYS	SYS	SYS	SYS	SYS	SYS	SYS	SYS	SYS	SYS	SYS	x	SYS	SYS			
NIC10	SYS	SYS	SXS	SXS	SYS	SXS	PXB	SYS	SYS	SXS	SYS	SYS	SXS	SXS	SYS	SXS	SYS	SXS	x	SYS			
NIC11	SYS	SYS	SYS	SYS	SYS	SYS	SYS	PXB	SYS	SYS	SYS	SYS	SYS	SYS	SYS	SYS	SYS	SYS	SYS	x			

Legend:

- X = Self SYS = Connection traversing PCIe as well as the SMP interconnect between NUMA nodes (e.g., QPI/UPI) NODE = Connection traversing PCIe as well as the interconnect between PCIe Host Bridges within a NUMA node PHB = Connection traversing PCIe as well as a PCIe Host Bridge (typically the CPU) PXB = Connection traversing multiple PCIe bridges (without traversing the PCIe Host Bridge) PIX = Connection traversing at most a single PCIe bridge NV# = Connection traversing a bonded set of # NVLinks

NIC Legend:

NICO: mlx5 0 NIC1: mlx5_1 NIC2: mlx5_2 NIC3: mlx5_3 NIC4: mlx5_4 NIC5: mlx5_5 NIC6: mlx5_6 NIC6: m1x5_6 NIC7: m1x5_7 NIC8: m1x5_8 NIC9: m1x5_9 NIC10: m1x5_10 NIC11: m1x5_11

System Management Interface SMI | NVIDIA Developer

Based on our research:

Table 21: Performance per connection type

Connection Type	Description	Performance
PIX	PCIe on the same switch	Good
РХВ	PCIe through multiple switches, but not host bridge	Good
РНВ	PCIe switch and across a host bridge on the same NUMA - uses CPU	ОК
NODE	PCIe switch and across multiple host bridge on the same NUMA	Bad
SYS	PCIe switch and across QPI/UPI bus between NUMA nodes - uses CPU	Very Bad
NV#	NVLink	Very Good

• HGX A100:

Figure 49. Nvidia A100 System Management Interface (SMI) system topology information



Identify PBX Connections

If you focus on the highlighted sections of the nvidia-smi output, you can see that for each GPU there is one or more NIC connection(s) of type **PXB**. This is the preferred "direct" path from each GPU to a given NIC. That means, when the GPU needs to communicate to a remote device, it will use one of these specific NICs, as the first option.

• DGX H100:

Figure 50. Nvidia H100 System Management Interface (SMI) system topology PBX connections

	GPUØ	GPU1	GPU2	GPU3	GPU4	GPU5	GPU6	GPU7
NICØ	PXB	SYS	SYS	SYS	SYS	SYS	SYS	SYS
NIC3	SYS	PXB	SYS	SYS	SYS	SYS	SYS	SYS
NIC4	SYS	SYS	PXB	SYS	SYS	SYS	SYS	SYS
NIC5	SYS	SYS	SYS	PXB	SYS	SYS	SYS	SYS
NIC6	SYS	SYS	SYS	SYS	PXB	SYS	SYS	SYS
NIC9	SYS	SYS	SYS	SYS	SYS	PXB	SYS	SYS
NIC10	SYS	SYS	SYS	SYS	SYS	SYS	PXB	SYS
NIC11	SYS	SYS	SYS	SYS	SYS	SYS	SYS	PXB



• HGX A100:

Figure 51. Nvidia A100 System Management Interface (SMI) system topology PBX connections

	GPU0	GPU1	GPU2	GPU3	GPU4	GPU5	GPU6	GPU7
NICØ	NODE	NODE	PXB	PXB	SYS	SYS	SYS	SYS
NIC1	NODE	NODE	PXB	PXB	SYS	SYS	SYS	SYS
NIC2	NODE	NODE	PXB	PXB	SYS	SYS	SYS	SYS
NIC3	NODE	NODE	PXB	PXB	SYS	SYS	SYS	SYS
NIC6	PXB	PXB	NODE	NODE	SYS	SYS	SYS	SYS
NIC7	PXB	PXB	NODE	NODE	SYS	SYS	SYS	SYS
NIC8	PXB	PXB	NODE	NODE	SYS	SYS	SYS	SYS
NIC9	PXB	PXB	NODE	NODE	SYS	SYS	SYS	SYS
NIC10	SYS	SYS	SYS	SYS	NODE	NODE	PXB	PXB
NIC11	SYS	SYS	SYS	SYS	NODE	NODE	PXB	PXB
NIC12	SYS	SYS	SYS	SYS	NODE	NODE	PXB	PXB
NIC13	SYS	SYS	SYS	SYS	NODE	NODE	РХВ	PXB
NIC16	SYS	SYS	SYS	SYS	PXB	PXB	NODE	NOD
NIC17	SYS	SYS	SYS	SYS	PXB	PXB	NODE	NOD
NIC18	SYS	SYS	SYS	SYS	PXB	PXB	NODE	NOD
NIC19	SYS	SYS	SYS	SYS	PXB	PXB	NODE	NOD



NOTE: These paths are fixed.

You can also find these mappings in Nvidia's A100 or H100 user guides.

For example, on an DGX H100/H200 System the port mappings according to the NVIDIA's DGX H100/ H200 System User Guide table 5 and table 6 is as follows:

Table 2	2: GPU	to NIC	Mappings
---------	--------	--------	----------

Port	ConnectX	GPU	Default	RDMA	NIC
OSFP4P2	CX1	0	ibp24s0	mlx5_0	NICO
OSFP3P2	CX3	1	ibp64s0	mlx5_3	NIC3
OSFP3P1	CX2	2	ibp79s0	mlx5_4	NIC4

(Continued)

Port	ConnectX	GPU	Default	RDMA	NIC
OSFP4P1	CX0	3	ibp94s0	mlx5_5	NIC5
OSFP1P2	CX1	4	ibp154s0	mlx5_6	NIC6
OSFP2P2	CX3	5	ibp192s0	mlx5_9	NIC9
OSFP2P1	CX2	6	ibp206s0	mlx5_10	NIC10
OSFP1P1	CX0	7	ibp220s0	mlx5_11	NIC11

Table 23: GPU to NIC Connections

NIC	GPU0	GPU1	GPU2	GPU3	GPU4	GPU5	GPU6	GPU7
NIC0	РХВ	SYS						
NIC3	SYS	РХВ	SYS	SYS	SYS	SYS	SYS	SYS
NIC4	SYS	SYS	РХВ	SYS	SYS	SYS	SYS	SYS
NIC5	SYS	SYS	SYS	РХВ	SYS	SYS	SYS	SYS
NIC6	SYS	SYS	SYS	SYS	РХВ	SYS	SYS	SYS
NIC9	SYS	SYS	SYS	SYS	SYS	РХВ	SYS	SYS
NIC10	SYS	SYS	SYS	SYS	SYS	SYS	РХВ	SYS
NIC11	SYS	РХВ						



		Port Designation			Port	ConnectX Device	Network Module/CPU	GPU	Default	RDMA
Port	PCI Bus	Default	Optional	RDMA	OSFP1P1	CX0	1	7	ibp220s0	mlx5_11
OSFP1P1	dc:00.0	ibp220s0	enp220s0np0	mlx5_11	OSFP1P2	CX1	1	4	ibp154s0	mlx5_6
OSFP1P2	9a:00.0	ibp154s0	enp154s0np0	mlx5_6	OSFP2P1	CX2	1	6	ibp206s0	mlx5_10
OSFP2P1	ce:00.0	ibp206s0	enp206s0np0	mlx5_10	OSFP2P2	СХЗ	1	5	ibp192s0	mlx5_9
OSFP2P2	c0:00.0	ibp192s0	enp192s0np0	mlx5_9	OSFP3P1	CX2	0	2	ibp79s0	mix5_4
OSFP3P1	4f:00.0	ibp79s0	enp79s0np0	mlx5_4	OSEP3P2	CX3	0	1	ibp64s0	mix5 3
OSFP3P2	40:00.0	ibp64s0	enp64s0np0	mlx5_3	00550401	CXO	0	2	16-04-0	mix5_5
OSFP4P1	5e:00.0	ibp94s0	enp94s0np0	mlx5_5	USFP4P1	CXU	U	3	1009450	c_cxim
OSFP4P2	18:00.0	ibp24s0	enp24s0np0	mlx5_0	OSFP4P2	CX1	0	0	ibp24s0	mix5_0
Slot1 P1	aa:00.0	ibp170s0f0	enp170s0f0np0	mlx5_7						
Slot1 P2	aa:00.1	enp170s0f1np1	ibp170s0f1np1	mlx5_8						
Slot2 P1	29:00.0	ibp41s0f0	enp41s0f0np0	mlx5_1						
Slot2 P2	29:00.1	enp41s0f1np1	ibp41s0f1np1	mlx5_2						
Slot3 P1	82:00.0	ens6f0	N/A	irdma0						
Slot3 P2	82:00.1	ens6f1	N/A	irdma 1						
On-hoard	05:00.0	8003	Ν/Δ							

For more information and for the mappings on the A100 systems check:

Introduction to the NVIDIA HGX A100 System - NVIDIA HGX A100 User Guide 1 documentation

Introduction to NVIDIA DGX H100/H200 Systems – NVIDIA DGX H100/H200 User Guide 1 documentation

Changing NIC attributes

The following sections describe how to change NIC attributes.

How to Change a NIC's Interface Name, and Assign IP Addresses and Routes

NIC attributes such as the IP address or the interface name can be made by editing and reapplying the netplan.

The network configuration is described in the file: /etc/netplan/01-netcfg.yaml as shown in the example table below. Any attribute changes involve editing this file and reapplying the network plan as will be shown in the examples later in this section.

Table 24: Nvidia HGX A100 interface configuration example:

netcfg.yaml output

jvd@A100-01:/etc/netplan\$ more 01-netcfg.yaml

# This is the network config written by 'subiquity'	gpu0_eth:	gpu4_eth:
network:	match:	match:
version: 2	macaddress: 94:6d:ae:54:72:22	macaddress: 94:6d:ae:5b:28:70
ethernets:	dhcp4: false	dhcp4: false
mgmt_eth:	mtu: 9000	mtu: 9000
match:	addresses:	addresses:
macaddress: 7c:c2:55:42:b2:28	- 10.200.0.8/24	- 10.200.4.8/24
dhcp4: false	routes:	routes:
addresses:	- to: 10.200.0.0/16	- to: 10.200.0.0/16
- 10.10.1.0/31	via: 10.200.0.254	via: 10.200.4.254
nameservers:	from: 10.200.0.8	from: 10.200.4.8
addresses:	set-name: gpu0_eth	set-name: gpu4_eth
- 8.8.8.8	gpu1_eth:	gpu5_eth:

(Continued)

netcfg.yaml output		
routes:	match:	match:
- to: default	macaddress: 94:6d:ae:5b:01:d0	macaddress: 94:6d:ae:5b:27:f0
via: 10.10.1.1	dhcp4: false	dhcp4: false
set-name: mgmt_eth	mtu: 9000	mtu: 9000
weka_eth:	addresses:	addresses:
match:	- 10.200.1.8/24	- 10.200.5.8/24
macaddress: b8:3f:d2:8b:68:e0	routes:	routes:
dhcp4: false	- to: 10.200.0.0/16	- to: 10.200.0.0/16
mtu: 9000	via: 10.200.1.254	via: 10.200.5.254
addresses:	from: 10.200.1.8	from: 10.200.5.8
- 10.100.1.0/31	set-name: gpu1_eth	set-name: gpu5_eth
routes:	gpu2_eth:	gpu6_eth:
- to: 10.100.0.0/22	match:	match:
via: 10.100.1.1	macaddress: 94:6d:ae:5b:28:60	macaddress: 94:6d:ae:54:78:e2
set-name: weka_eth	dhcp4: false	dhcp4: false
	mtu: 9000	mtu: 9000
	addresses:	addresses:
	- 10.200.2.8/24	- 10.200.6.8/24
	routes	routes.

(Continued)

netcfg.yaml output

set-name: gpu3_eth	set-name: gpu7_eth
from: 10.200.3.8	from: 10.200.7.8
via: 10.200.3.254	via: 10.200.7.254
- to: 10.200.0.0/16	- to: 10.200.0.0/16
routes:	routes:
- 10.200.3.8/24	- 10.200.7.8/24
addresses:	addresses:
mtu: 9000	mtu: 9000
dhcp4: false	dhcp4: false
macaddress: 94:6d:ae:5b:01:e0	macaddress: 94:6d:ae:54:72:12
match:	match:
gpu3_eth:	gpu7_eth:
set-name: gpu2_eth	set-name: gpu6_eth
from: 10.200.2.8	from: 10.200.6.8
via: 10.200.2.254	via: 10.200.6.254
- to: 10.200.0.0/16	- to: 10.200.0.0/16

To Map an Interface Name to a Specific NIC (Physical Interface)

Map the interface name to the MAC of the physical interface in the configuration file:

Figure 53. Nvidia A100 physical interface identification example

```
user@A100-01:/etc/netplan$ ifconfig | grep enp
enp203s0f1np1: flags=4099<<u>UP,BROADCAST</u>,MULTICAST> mtu 1500
user@A100-01:/etc/netplan$ ifconfig enp203s0f1np1
enp203s0f1np1: flags=4099<<u>UP,BROADCAST</u>,MULTICAST> mtu 1500
ether 94:6d:ae:54:78:e3 txqueuelen 1000 (Ethernet)
RX packets 0 bytes 0 (0.0 B)
RX errors 0 dropped 0 overruns 0 frame 0
TX packets 0 bytes 0 (0.0 B)
TX errors 0 dropped 0 overruns 0 carrier 0 collisions 0
```

enp203s0f1np1 <= default logical interface name with MAC =<mark>94:6d:ae:54:78:e3</mark>,

where:

en = ethernet network interface.

p203s0 = physical location of the network interface.

203 bus number.

s0 = slot number 0 on the bus.

f1 = function number 1 for the network interface.

np1 = Network Port 1.

Function 0: Might be the primary Ethernet interface.

Function 1: Might be a second Ethernet interface.

Function 2: Might be a management or diagnostics interface.

Figure 54. Nvidia A100 netplan file modification example
```
user@A100-01:/etc/netplan$ vi 01-netcfg.yaml
---more-
new interface:
      match:
        macaddress: 94:6d:ae:54:78:e3
      dhcp4: false
      mtu: 9000
      addresses:
        -10.200.16.1/24
      routes:
        - to: 10.200.0.0/16
          via: 10.200.16.254
          from: 10.200.16.1
      set-name:
                                   <= new logical interface name with MAC = 94:6d:ae:54:78:e3
-- INSERT -
```

You can find the names of all the logical interfaces on the devnames file:

user@A100-01:/etc/network\$ more devnames enp139s0f0np0:Mellanox Technologies MT2910 Family [ConnectX-7] enp139s0f1np1:Mellanox Technologies MT2910 Family [ConnectX-7] enp142s0f0np0:Mellanox Technologies MT2910 Family [ConnectX-7] enp142s0f1np1:Mellanox Technologies MT2910 Family [ConnectX-7] enp14s0f0np0:Mellanox Technologies MT2910 Family [ConnectX-7] enp14s0f1np1:Mellanox Technologies MT2910 Family [ConnectX-7] enp17s0f0np0:Mellanox Technologies MT2910 Family [ConnectX-7] enp17s0f1np1:Mellanox Technologies MT2910 Family [ConnectX-7] enp200s0f0np0:Mellanox Technologies MT2910 Family [ConnectX-7] enp200s0f1np1:Mellanox Technologies MT2910 Family [ConnectX-7] enp203s0f0np0:Mellanox Technologies MT2910 Family [ConnectX-7] enp203s0f1np1:Mellanox Technologies MT2910 Family [ConnectX-7] enp44s0f0:Intel Corporation Ethernet Controller X710 for 10GBASE-T enp44s0f1:Intel Corporation Ethernet Controller X710 for 10GBASE-T enp44s0f2:Intel Corporation Ethernet Controller X710 for 10 Gigabit SFP+ enp44s0f3:Intel Corporation Ethernet Controller X710 for 10 Gigabit SFP+ enp81s0f0np0:Mellanox Technologies MT2910 Family [ConnectX-7] enp81s0f1np1:Mellanox Technologies MT2910 Family [ConnectX-7] enp82s0f0np0:Mellanox Technologies MT2910 Family [ConnectX-7] enp82s0f1np1:Mellanox Technologies MT2910 Family [ConnectX-7] ibp169s0f0:Mellanox Technologies MT28908 Family [ConnectX-6] ibp169s0f1:Mellanox Technologies MT28908 Family [ConnectX-6]

Apply the changes using the netplan apply command

Figure 55. Nvidia A100 netplan application example

user@A100-01:/etc/netplan\$ sudo ip link set dev enp203s0finp1 down
<pre>user@A100-01:/etc/netplan\$ ifconfig enp203s0f1np1 enp203s0f1np1: error fetching interface information: Device not found</pre>
user@A100-01:/etc/netplan\$ sudo netplan apply
<pre>user@A100-01:/etc/netplan\$ ifconfig new iface name new iface name: flags=4099<<u>UP,BROADCAST</u>,MULTICAST> mtu 9000 ether 94:6d:ae:54:78:e3 txgueuelen 1000 (Ethernet) RX packets 0 bytes 0 (0.0 B) RX errors 0 dropped 0 overruns 0 frame 0 TX packets 0 bytes 0 (0.0 B) TX errors 0 dropped 0 overruns 0 carrier 0 collisions 0</pre>

To Change the NIC Name

Change the value of set-name in the configuration file and save the changes:

Figure 56. Nvidia A100 netplan interface name change example

```
jvd@A100-01:/etc/netplan$ ifconfig gpu0 eth <= current name
gpu0_eth: flags=4163<UP, BROADCAST, RUNNING, MULTICAST> mtu 9000
        inet 10.200.0.8 netmask 255.255.255.0 broadcast 10.200.0.255
        inet6 fe80::966<u>d:aeff</u>:fe54:7222 prefixlen 64 scopeid 0x20<link>
        ether 94:6d:ae:54:72:22 txqueuelen 1000 (Ethernet)
        RX packets 2079477652 bytes 17618315023885 (17.6 TB)
        RX errors 0 dropped 8 overruns 0 frame 0
        TX packets 2082335255 bytes 17741532549214 (17.7 TB)
        TX errors 0 dropped 0 overruns 0 carrier 0 collisions 0
jvd@A100-01:/etc/netplan$ vi 01-netcfg.yaml
 ---more----
    gpu0_eth:
     match:
        macaddress: 94:6d:ae:54:72:22
      dhcp4: false
      mtu: 9000
      addresses:
        - 10.200.0.8/24
      routes:
        - <u>to:</u> 10.200.0.0/16
          via: 10.200.0.254
          from: 10.200.0.8
            set-name: gpu0 eth <= current name
jvd@A100-01:/etc/netplan$ cat 01-netcfg.yaml
 ---more---
    gpu0_eth:
     match:
        macaddress: 94:6d:ae:54:72:22
      dhcp4: false
      mtu: 9000
      addresses:
        - 10.200.0.8/24
      routes:
        - to: 10.200.0.0/16
          via: 10.200.0.254
          from: 10.200.0.8
            set-name: gpu0 eth0 <= new name
:wg
```

Apply the Changes Using the netplan apply command

Figure 57. Nvidia A100 netplan interface name change application and verification example

Figure 45. Nvidia A100 netplan interface name change application and verification example

```
user@A100-01:/etc/netplan$ sudo netplan apply
user@A100-01:/etc/netplan$ ifconfig gpu0_eth0 <= new name
gpu0_eth0: flags=4163<<u>UP, BROADCAST</u>, RUNNING, MULTICAST> mtu 9000
    inet 10.200.0.8 netmask 255.255.255.0 broadcast 10.200.0.255
    inet6 fe80::966d:aeff:fe54:7222 prefixlen 64 scopeid 0x20<link>
    ether 94:6d:ae:54:72:22 txgueuelen 1000 (Ethernet)
    RX packets 2079477704 bytes 17618315028610 (17.6 TB)
    RX errors 0 dropped 8 overruns 0 frame 0
    TX packets 2082335268 bytes 17741532551122 (17.7 TB)
    TX errors 0 dropped 0 overruns 0 carrier 0 collisions 0
```

To Change the Current IP Address or Assign an IP Address to the NIC

Change or add the address under the proper interface in the configuration file, and save the changes:

Figure 58. Nvidia A100 netplan interface IP address change example

```
user@A100-01:/etc/netplan$ ifconfig gpu0_eth
gpu0_eth0: flags=4163<<u>UP,BROADCAST</u>,RUNNING,MULTICAST> mtu 9000
    inet 10.200.0.8 netmask 255.255.255.0 broadcast 10.200.0.255 <= current IP address
    inet6 fe80::966d:aeff:fe54:7222 prefixlen 64 scopeid 0x20<link>
                                                  (Ethernet)
    ether 94:6d:<u>ae:54:72:22</u> txqueuelen 1000
    RX packets 2079477704 bytes 17618315028610 (17.6 TB)
RX errors 0 dropped 8 overruns 0 frame 0
    TX packets 2082335268 bytes 17741532551122 (17.7 TB)
    TX errors 0 dropped 0 overruns 0 carrier 0 collisions 0
user@A100-01:/etc/netplan$ vi 01-netcfg.yaml
---more--
   gpu0 eth:
      match:
      macaddress: 94:6d:<u>ae:54:72:22</u>
dhcp4: false
      mtu: 9000
      addresses:
        - 10.200.0.8/24 <= current IP address
user@A100-01:/etc/netplan$ vi 01-netcfg.yaml
 --more--
   gpu0 eth:
      match:
        macaddress: 94:6d:ae:54:72:22
      dhcp4: false
      mtu: 9000
      addresses:
        - 10.200.0.18/24 <= new IP address</p>
:wq
```

Enter the IP addresses preceded with a hyphen and indented; make sure to add the subnet mask.

Apply the Changes Using the netplan apply Command

Figure 59. Nvidia A100 netplan interface new IP address application and verification example

```
user@A100-01:/etc/netplan$ sudo netplan apply
user@A100-01:/etc/netplan$ ifconfig gpu0_eth
gpu0_eth: flags=4163<UP,BROADCAST,RUNNING,MULTICAST> mtu 9000
inet 10.200.0.18 netmask 255.255.0 broadcast 10.200.0.255 <= new IP address
inet6 fe80::966d:aeff:fe54:7222 prefixlen 64 scopeid 0x20<link>
ether 94:6d:ae:54:72:22 txqueuelen 1000 (Ethernet)
RX packets 2079478284 bytes 17618315075628 (17.6 TB)
RX errors 0 dropped 8 overruns 0 frame 0
TX packets 2082335328 bytes 17741532561365 (17.7 TB)
TX errors 0 dropped 0 overruns 0 carrier 0 collisions 0
```

To Change or Add Routes to the NIC

Change or add the routes under the proper interface in the configuration file and save the changes.

Figure 60. Nvidia A100 netplan additional routes example

jvd@A1	L00- <u>02</u>	:~\$ route g	rep gpu0						
10.200	0.0.0	0.0.0.0	255.255.255	.0 U	0	0 0) gpu0_e	eth	
10.200	0.0.0	10.200.0.254	255.255.0.0	UG	0	0 0	gpu0_e	eth	<= current routes
jvd@A1	100-01	:/etc/netplan	\$ vi 01- <u>netcf</u>	g.yaml					
mor	ce								
gr	ou0_et	:h:							
	match	.:							
	mac	address: 94:60	d: <u>ae:54:72:22</u>						
	ancp4	: Ialse							
	mtu:	9000							
	addre	sses:							
	- 1	.0.200.0.8/24							
	route	s: 10 200 0 0	116						
		$\frac{10}{10} \cdot 10200.000$	254						
	Ě	rom: 10 200 0	8 <= current ro	utes					
	set_n	ame: gpu0 eth		utes					
	500 11	idite. gpuo_cen							
jvd@A1	100-01	:/etc/netplans	\$ vi 01-netcf	g.yaml					
mor	ce								
gr	ou0 et	h:							
	match	:							
	mac	address: 94:60	d: <u>ae:54:72:22</u>						
	dhcp4	: false							
	mtu:	9000							
	addre	sses:							
	- 1	0.200.0.18/24							
	route	s:							
	- <u>t</u>	<u>o:</u> 10.200.0.0,	/16						
	V	<u>ia:</u> 10.200.0.2	254						
	Í	rom: 10.200.0	.8						
	- <u>t</u>	<u>:0:</u> 10.100.0.0,	/16						
	<u>v</u>	<u>ria:</u> 10.200.0.2	254 <= new re	oute					
-	set-n	ame: gpu0_eth							

Apply the changes using the netplan apply command

Figure 61. Nvidia A100 netplan additional routes application and verification example:

user@A100-01:/	etc/netplan\$ sud	o <u>netplan</u> apply								
user@A100-01:/	user@A100-01:/etc/netplan\$ route grep gpu0									
10.100.0.0	10.200.0.254	255.255.0.0	UG	0	0	0 gpu0_eth <= new route				
10.200.0.0	0.0.0.0	255.255.255.0	U	0	0	0 gpu0 eth				
10.200.0.0	10.200.0.254	255.255.0.0	UG	0	0	0 gpu0 eth				

Configuring NVIDIA DCQCN - ECN

Figure 62: NVIDIA DCQCN – ECN



Starting from MLNX_OFED 4.1 ECN is enabled by default (in the firmware).

To confirm that ECN is enabled, use the following command: mlxconfig -d <device> q | grep ROCE_CC

Example:

<pre>root@A100-01:/home/ylara# mlxconfig</pre>	-d mlx5_0 q grep ROCE_CC
ROCE_CC_PRIO_MASK_P1	255
ROCE_CC_PRIO_MASK_P2	255

A mask of 255 means DCQCN (ECN) is enabled for all TC (traffic classes) configured on the NIC.

To disable ECN you can change the mask using the following command: **mlxconfig -d <device> s** ROCE_CC_PRIO_MASK_P1=<mask>

Example:

root@A100-01:/home/ylara# sudo mlxconfig -d mlx5_0 s ROCE_CC_PRIO_MASK_P1=0									
Device #1:									
Device type:	ConnectX7								
Name:	MCX755106AS-HEA_Ax								
Description:	NVIDIA ConnectX-7 HHHL Adapter Card;	200GbE (default	mode) / NDR200 IB; Dual-						
port QSFP112; PC	CIe 5.0 x16 with x16 PCIe extension or	otion; Crypto Dis	sabled; Secure Boot Enabled						
Device:	mlx5_0								
Configurations:		Next Boot	New						
ROCE_CO	C_PRIO_MASK_P1	0	0						
Apply new Conf:	Apply new Configuration? (y/n) [n] :								

If you want to avoid being asked whether you want to apply the new configuration you an include the -y option as shown in the following example:

```
root@A100-01:/home/ylara# sudo mlxconfig -d mlx5_0 -y s ROCE_CC_PRIO_MASK_P1=0
Device #1:
_____
Device type: ConnectX7
Name:
               MCX755106AS-HEA_Ax
               NVIDIA ConnectX-7 HHHL Adapter Card; 200GbE (default mode) / NDR200 IB; Dual-
Description:
port QSFP112; PCIe 5.0 x16 with x16 PCIe extension option; Crypto Disabled; Secure Boot Enabled
Device:
               mlx5_0
Configurations:
                                                    Next Boot
                                                                    New
        ROCE_CC_PRIO_MASK_P1
                                                    0
                                                                    0
Apply new Configuration? (y/n) [n] : y
Applying... Done!
-I- Please reboot machine to load new configurations.
```

The output states that a server reboot is required. As an alternative, you can reset the interface using the command: **mlxfwreset -d <device> -l 3 -y r**

NOTE: The device can be entered as /dev/mst/mt4129_pciconf2 or mlx5_0 (gpu0_eth is not a valid format for this command)

Example:

root@A100-01:/home/ylara# mlxfwreset -d mlx5_0 -l 3 -y r Requested reset level for device, /dev/mst/mt4129_pciconf2: 3: Driver restart and PCI reset Continue with reset?[y/N] y -I- Sending Reset Command To Fw -I- Stopping Driver -I- Stopping Driver -I- Resetting PCI -I- Restarting Driver -I- Restarting MST -I- FW was loaded successfully.

ECN operations parameters are located on the following path /sys/class/net/<interface>/ecn

Use the following command to find the interface:

jvd@A100-01:~/\$ ls /sys/class/net/ docker0 enp14s0f1np1 enp17s0f1np1 enp44s0f1np1 gpu0_eth gpu3_eth gpu6_eth mgmt_eth enp139s0f1np1 enp169s0f0np0 enp200s0f1np1 enp81s0f1np1 gpu1_eth gpu4_eth gpu7_eth usb0 enp142s0f1np1 enp169s0f1np1 enp203s0f1np1 enp82s0f1np1 gpu2_eth gpu5_eth lo jvd@A100-01:/sys/class/net/gpu0_eth/ecn\$ ls roce_np roce_rp

NOTE: ECN bits on the IP header are always marked with 10 for RoCE traffic.

Notification Point (NP) Parameters

When the ECN-enabled receiver receives ECN-marked RoCE packets, it responds by sending CNP (Congestion Notification Packets).

The following commands describe the notification parameters:

jvd@A100-01:/sys/class/net/gpu0_eth/ecn\$ ls /roce_np/ cnp_802p_prio cnp_dscp enable min_time_between_cnps Examples:

```
jvd@A100-01:/sys/class/net/gpu0_eth/ecn$ cat roce_np/cnp_802p_prio
6
```

cnp_802p_prio = the value of the PCP (Priority Code Point) field of the CNP packets.

PCP is a 3-bit field within an Ethernet frame header when using VLAN tagged frames as defined by IEEE 802.1Q.

```
jvd@A100-01:/sys/class/net/gpu0_eth/ecn$ cat roce_np/cnp_dscp
48
```

cnp_dscp = the value of the DSCP (Differentiated Services Code Point) field of the CNP packets.

```
jvd@A100-01:/sys/class/net/gpu0_eth/ecn$ cat roce_np/min_time_between_cnps
4
```

min_time_between_cnps = minimal time between two consecutive CNPs sent. if ECN-marked RoCE packet arrives in a period smaller than min_time_between_cnps since previous sent CNP, no CNP will be sent as a response. This value is in microseconds. Default = 0

```
jvd@A100-01:/sys/class/net/gpu0_eth/ecn$ cat roce_np/enable/*
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
```

The output shows that roce_np is enabled for all priority values.

NOTE: Sending CNP packets is handled globally per port, any priority enabled here will set sending CNP packets to on (1).

To change the attributes described above, use the **mixconfig** utility:

mlxconfig -d /dev/mst/<mst_module> -y s CNP_DSCP_P1=<value> CNP_802P_PRI0_P1=<value>

Example:

jvd@A100-01:/dev/mst\$ sudo mst start Starting MST (Mellanox Software Tools) driver set Loading MST PCI module - Success [warn] mst_pciconf is already loaded, skipping Create devices Unloading MST PCI module (unused) - Success jvd@A100-01:~/scripts\$./map_full_mellanox.sh Mellanox Device to mlx and Network Interface Mapping: /dev/mst/mt4123_pciconf0 => mlx5_14 => enp169s0f0np0 (0000:a9:00.0) /dev/mst/mt4125_pciconf0 => mlx5_4 => mgmt_eth (0000:2c:00.0) /dev/mst/mt4129_pciconf0 => mlx5_6 => gpu0_eth (0000:0e:00.0) /dev/mst/mt4129_pciconf1 => mlx5_8 => gpu1_eth (0000:11:00.0) /dev/mst/mt4129_pciconf2 => mlx5_0 => gpu2_eth (0000:51:00.0) /dev/mst/mt4129_pciconf3 => mlx5_2 => gpu3_eth (0000:52:00.0) /dev/mst/mt4129_pciconf4 => mlx5_16 => gpu4_eth (0000:8b:00.0) /dev/mst/mt4129_pciconf5 => mlx5_18 => gpu5_eth (0000:8e:00.0) /dev/mst/mt4129_pciconf6 => mlx5_10 => gpu7_eth (0000:c8:00.0) /dev/mst/mt4129_pciconf7 => mlx5_12 => gpu6_eth (0000:cb:00.0) jvd@A100-01:/sys/class/net/gpu0_eth/ecn\$ sudo mlxconfig -d /dev/mst/mt4129_pciconf0 -y set CNP_DSCP_P1=40 CNP_802P_PRI0_P1=7 Device #1: -----Device type: ConnectX7 Name: MCX755106AS-HEA_Ax Description: NVIDIA ConnectX-7 HHHL Adapter Card; 200GbE (default mode) / NDR200 IB; Dualport QSFP112; PCIe 5.0 x16 with x16 PCIe extension option; Crypto Disabled; Secure Boot Enabled Device: /dev/mst/mt4129_pciconf0 Configurations: Next Boot New CNP_DSCP_P1 48 40 CNP_802P_PRI0_P1 6 7 Apply new Configuration? (y/n) [n] : y Applying... Done! -I- Please reboot machine to load new configurations.

Reaction Point (RP) Parameters

When the ECN-enabled sender receives CNP packets, it responds by slowing down transmission for the specified flows (priority).

The following parameters define how traffic flows will be rate limited, after CNP packets arrival:

```
jvd@A100-01:/sys/class/net$ ls gpu0_eth/ecn/roce_rp/
clamp_tgt_rate enable rpg_ai_rate rpg_max_rate rpg_time_reset
clamp_tgt_rate_after_time_inc initial_alpha_value rpg_byte_reset rpg_min_dec_fac
dce_tcp_g rate_reduce_monitor_period rpg_gd
rpg_min_rate dce_tcp_rtt rate_to_set_on_first_cnp
rpg_hai_rate rpg_threshold
```

Examples:

```
jvd@A100-01:/sys/class/net/gpu0_eth/ecn$ cat roce_rp/enable/*
1
1
1
1
1
1
1
1
1
1
1
1
1
1
jvd@A100-01:/sys/class/net/gpu0_eth/ecn$ cat roce_rp/rpg_max_rate
0
```

rpg_max_rate = Maximum rate at which reaction point node can transmit. Once this limit is reached, RP is no longer rate limited.

This value is configured in Mbits/sec. Default = 0 (full speed - no max)

The output shows that roce_rp is enabled for all priority values.

NOTE: Handling CNP is configured per priority.

To check the ECN statistics use: ethtool -S <interface> | grep ecn

Example:

jvd@A100-01:~/scripts\$ ethtool -S gpu0_eth grep ecn
rx_ecn_mark: 0
<pre>rx_xsk_ecn_mark: 0</pre>
rx0_ecn_mark: 0
rx1_ecn_mark: 0
rx2_ecn_mark: 0
rx3_ecn_mark: 0
rx4_ecn_mark: 0
rx5_ecn_mark: 0
rx6_ecn_mark: 0
rx7_ecn_mark: 0
rx8_ecn_mark: 0
more

NVIDIA DCQCN - PFC Configuration

IEEE 802.1Qbb applies pause functionality to specific classes of traffic on the Ethernet link.



Figure 63: NVIDIA DCQCN - PFC Configuration

To check whether PFC is enabled on an interface use: mlnx_qos -i <interface>

Example:

jvd@A100-01:/sys/class/net/gpu0_eth/ecn\$ sudo mlnx_qos -i gpu0_eth
DCBX mode: OS controlled

```
Priority trust state: dscp
dscp2prio mapping:
       prio:0 dscp:07,06,05,04,03,02,01,00,
       prio:1 dscp:15,14,13,12,11,10,09,08,
       prio:2 dscp:23,22,21,20,19,18,17,16,
       prio:3 dscp:31,30,29,28,27,26,25,24,
       prio:4 dscp:39,38,37,36,35,34,33,32,
       prio:5 dscp:47,46,45,44,43,42,41,40,
       prio:6 dscp:55,54,53,52,51,50,49,48,
       prio:7 dscp:63,62,61,60,59,58,57,56,
default priority:
Receive buffer size (bytes): 19872,243072,0,0,0,0,0,0,max_buffer_size=2069280
Cable len: 7
PFC configuration:
       priority
                   0 1 2 3 4 5
                                          6
                                             7
       enabled
                   0 0 0 1
                                  0 0
                                          0 0
       buffer
                   0 0 0 1 0 0 0 0
tc: 0 ratelimit: unlimited, tsa: vendor
        priority: 1
tc: 1 ratelimit: unlimited, tsa: vendor
        priority: 0
tc: 2 ratelimit: unlimited, tsa: vendor
        priority: 2
tc: 3 ratelimit: unlimited, tsa: vendor
        priority: 3
tc: 4 ratelimit: unlimited, tsa: vendor
        priority: 4
tc: 5 ratelimit: unlimited, tsa: vendor
        priority: 5
tc: 6 ratelimit: unlimited, tsa: vendor
        priority: 6
tc: 7 ratelimit: unlimited, tsa: vendor
        priority: 7
```

To enable/disable PFC use: mlnx_qos -i <interface> --pfc <0/1>,<0/1>,<0/1>,<0/1>,<0/1>,<0/1>,<0/1>,<0/1>

Example:

- Check the current configuration:

jvd@A100-01:/sys/class/net/gpu0_eth/ecn\$ sudo mlnx_qos -i gpu0_eth
DCBX mode: OS controlled

```
Priority trust state: dscp
dscp2prio mapping:
       prio:0 dscp:07,06,05,04,03,02,01,00,
       prio:1 dscp:15,14,13,12,11,10,09,08,
       prio:2 dscp:23,22,21,20,19,18,17,16,
       prio:3 dscp:31,30,29,28,27,26,25,24,
       prio:4 dscp:39,38,37,36,35,34,33,32,
       prio:5 dscp:47,46,45,44,43,42,41,40,
       prio:6 dscp:55,54,53,52,51,50,49,48,
       prio:7 dscp:63,62,61,60,59,58,57,56,
default priority:
Receive buffer size (bytes): 19872,243072,0,0,0,0,0,0,max_buffer_size=2069280
Cable len: 7
PFC configuration:
       priority
                  0 1 2 3 4 5 6
                                           7
                  0 0 0 1 0 0 0 0
       enabled
       buffer
                  0 0 0 1 0 0 0 0
---more---
```

The output in the example, indicates that PFC is enable for Priority 3.

• Enable PFC for priority 2 and disable PFC for priority 3:

NOTE: This example shows how to change the configuration; make sure it matches the PFC configuration on the leaf nodes (set class-of-service forwarding-classes class NO-LOSS pfc-priority 3).

```
      Cable len: 7

      PFC configuration:

      priority
      0
      1
      2

      3
      4
      5
      6
      7

      enabled
      0
      0
      1
      2

      0
      0
      0
      1
      2

      buffer
      0
      0
      0
      1

      0
      0
      0
      0
      0

      0
      0
      0
      0
      0

      0
      0
      0
      0
      0
```

• Check PFC statistics:

```
jvd@A100-01:~/scripts$ ethtool -S gpu0_eth | grep pause
    rx_pause_ctrl_phy: 8143294
    tx_pause_ctrl_phy: 502
    rx_prio3_pause: 8143294
    rx_prio3_pause_duration: 10848932
    tx_prio3_pause: 502
    tx_prio3_pause_duration: 30445
    rx_prio3_pause_transition: 4071126
    tx_pause_storm_warning_events: 0
    tx_pause_storm_error_events: 0
```

NOTE: The Pause counters are visible via ethtool only for priorities on which PFC is enabled.

NVIDIA TOS/DSCP Configuration for RDMA-CM QPS (RDMA Traffic)

Figure 64: NVIDIA TOS/DSCP



RDMA traffic must be properly marked to allow the switch to correctly classify it, and to place it in the lossless queue for proper treatment. Marking can be either DSCP within the IP header, or PCP in the ethernet frame vlan-tag field. Whether DSCP or PCP is used depends on whether the interface between the GPU server and the switch is doing vlan tagging (802.1q) or not.

To check the current configuration and to change the values of TOS for the RDMA outbound traffic, use the **cma_roce_tos** script that is part of MLNX_OFED 4.0.

To check the current value of the TOS field enter sudo cma_roce_tos without any options.

Example:

```
jvd@A100-01:/sys/class/net/gpu0_eth/ecn$ sudo cma_roce_tos
106
```

In the example, the current TOS value = 106, which means a DSCP value = 48 and the ECN bits set to 10.

NOTE: The TOS field is 8 bits, while the DSCP is 6 bits. To set a DSCP value of X, you need to multiply this value by 4 (SHIFT 2). For example, to set DSCP value of 24, (24x4=96). Set the TOS bit to 96. You need to add 2 to include the ECN.

			DS	SCP			EC (RFC3	N 168)							
							ECT	CE							
	PRE	IP CEDEN	ке												
	TYPE OF SERVICE FIELD (TO					EID (TOS)			тоѕ	D	SCP		IP PF	RECEDENCE
				BIN	ARY				DECIMAL VALUE	HEX VALUE	DECIMAL VALUE	HEX VALUE	DECIMAL VALUE	HEX VALUE	NAME
CNP	1	1	0	0	0	0	1	0	194	0xC2	48	0x30	6	0x6	Internetwork Control
NO-LOSS	0	1	1	0	1	0	1	0	106	0x6A	26	0x1A	3	0x3	Flash
		a. Ass													
				DROP	PROB										

To change the value use: cma_roce_tos -d <ib_device> -t <TOS>

You need to enter the ib_device in this command. The following script automatically does the mapping between the physical interfaces and the ib_device.

```
map_full_mellanox.sh
#!/bin/bash
# Script to map Mellanox devices to mlx and network interfaces
# Get Mellanox device PCI addresses
mst_status=$(sudo mst status | awk '
/\/dev\/mst/ {
    dev = $1
}
/domain:bus:dev.fn/ {
    pci = $1
    printf "%s: %s\n", dev, pci
}
')
# Get network interface PCI addresses
iface_status=$(for iface in $(ls /sys/class/net/); do
    pci_addr=$(ethtool -i $iface 2>/dev/null | grep bus-info | awk '{print $2}')
    if [ ! -z "$pci_addr" ]; then
        echo "$iface: $pci_addr"
    fi
```

```
done)
# Get network interface to mlx interface mapping
mlx_iface_status=$(for iface in $(ls /sys/class/net/); do
    if [ -d /sys/class/net/$iface/device/infiniband_verbs ]; then
       mlx_iface=$(cat /sys/class/net/$iface/device/infiniband_verbs/*/ibdev)
        echo "$iface: $mlx_iface"
    fi
done)
# Combine and print the mapping
echo "Mellanox Device to mlx and Network Interface Mapping:"
echo "$mst_status" | while read -r mst_line; do
    mst_dev=$(echo $mst_line | awk -F ': ' '{print $1}')
   mst_pci=$(echo $mst_line | awk -F '=| ' '{print $3}')
   iface=$(echo "$iface_status" | grep $mst_pci | awk -F ': ' '{print $1}')
    iface_pci=$(echo "$iface_status" | grep $mst_pci | awk -F ': ' '{print $2}')
   mlx_iface=$(echo "$mlx_iface_status" | grep $iface | awk -F ': ' '{print $2}')
   if [ ! -z "$iface" ] && [ ! -z "$mlx_iface" ]; then
        echo "$mst_dev => $mlx_iface => $iface ($iface_pci)"
    fi
done
```

Example:

Figure 65. script results example

```
jvd@A100-01:~/scripts$ ./map full mellanox.sh
Mellanox Device to mlx and Network Interface Mapping:
/dev/mst/mt4123 pciconf0 => mlx5 14 => enpl69s0f0np0 (0000:a9:00.0)
/dev/mst/mt4125_pciconf0 => mlx5_4 => mgmt_eth (0000:2c:00.0)
/dev/mst/mt4129_pciconf0 => mlx5_6 => GPU0_eth (0000:0e:00.0)
/dev/mst/mt4129 pciconf1 => mlx5 8 => GPU1 eth (0000:11:00.0)
/dev/mst/mt4129 pciconf2 => mlx5 0 => GPU2 eth (0000:51:00.0)
/dev/mst/mt4129 pciconf3 => mlx5 2 => GPU3 eth (0000:52:00.0)
/dev/mst/mt4129_pciconf4 => mlx5_16 => GPU4_eth (0000:8b:00.0)
/dev/mst/mt4129_pciconf5 => mlx5_18 => GPU5_eth (0000:8e:00.0)
/dev/mst/mt4129_pciconf6 => mlx5_10 => GPU7_eth (0000:c8:00.0)
/dev/mst/mt4129 pciconf7 => mlx5 12 => GPU6 eth (0000:cb:00.0)
jvd@A100-01:~/scripts$ cma roce tos -d mlx5_6 -t 194
194
jvd@A100-01:~/scripts$ cma roce tos -d mlx5_6
194
```

Figure 66. Reference TOS, DSCP Mappings:

			DS	æ			E	CN .				
		IP										
	PRE	CEDEN	NCE									
		түрі	E OF S	SERVI	CE FI	ELD (tos)			тоѕ	Đ	SCP
	BINARY								DECIMAL VALUE	HEX VALUE	DECIMAL VALUE	HEX VALUE
	0	0	0	0	0	0	0	0	0	0x0	0	0x 0
	0	0	1	0	0	0	0	0	32	0x20	8	0x 8
	0	1	0	0	0	0	0	0	64	0x40	16	0x10
	0	1	1	0	0	0	0	0	96	0x60	24	0x18
	1	0	0	0	0	0	0	0	128	0x80	32	0x20
	1	0	1	0	0	0	0	0	160	0xA0	40	0x28
CNP	1	1	0	0	0	0	0	0	192	0xC0	48	0x30
	1	1	1	0	0	0	0	0	224	0xE0	56	0x38
	0	0	1	0	1	0	0	0	40	0x28	10	0xA
	0	0	1	1	0	0	0	0	48	0x30	12	0xC
	0	0	1	1	1	0	0	0	56	0x38	14	Ox E
	0	1	0	0	1	0	0	0	72	0x48	18	0x12
	0	1	0	1	0	0	0	0	80	0x50	20	0x14
	0	1	0	1	1	0	0	0	88	0x58	22	0x16
NO-LOSS	0	1	1	0	1	0	0	0	104	0x68	26	0x1A
	0	1	1	1	0	0	0	0	112	0x70	28	0x1C
	0	1	1	1	1	0	0	0	120	0x78	30	0x1E
	1	0	0	0	1	0	0	0	136	0x88	34	0x22
	1	0	0	1	0	0	0	0	144	0x90	36	0x24
	1	0	0	1	1	0	0	0	152	0x98	38	0x26
	1	0	1	1	1	0	0	0	184	0xB8	46	0x2E
		alass	5									
				DROP	PROB							

Configuring NVIDIA to use the management interface for NCCL control traffic:

NCCL uses TCP sessions to connect processes together and exchange QP information for RoCE, GIDs (Global IDs), Local and remote buffer addresses, RDMA keys (RKEYs for memory access permissions)

NOTE: These are separate to the RoCEv2 traffic (port 4791) used for synchronizing model parameters, partial results operations, etc.

These sessions are created when the job starts and by default use one of the GPU interfaces (same interfaces used for RoCEv2 traffic).

Example:

ylara@A100-01:~\$ netstat -atn | grep 10.200 | grep "ESTABLISHED" tcp 0 010.200.4.8:47932 10.200.4.2:43131 ESTABLISHED

tcp	0	0 10.200.4.8:46699	10.200.4.2:37236	ESTABLISHED				
tcp	0	0 10.200.2.8:60502	10.200.13.2:35547	ESTABLISHED				
tcp	0	0 10.200.4.8:37330	10.200.4.2:55355	ESTABLISHED				
tcp	0	0 10.200.4.8:56438	10.200.4.2:53947	ESTABLISHED				
more								

It is recommended, move to the management interface (connected to the (Frontend Fabric) including the following parameter when starting a job: **export NCCL_SOCKET_IFNAME="mgmt_eth"**

Example:

ylara@A100	-01:~\$	netstat -atn grep 10.10	.1 grep "ESTABLISHED"	
tcp	0	0 10.10.1.0:44926	10.10.1.2:33149	ESTABLISHED
tcp	0	0 10.10.1.0:46705	10.10.1.0:40320	ESTABLISHED
tcp	0	0 10.10.1.0:54661	10.10.1.10:52452	ESTABLISHED
more				

NOTE: ECN is enabled by default for these sessions; *net.ipv4.tcp_ecn = 1*, but can be disable with: *sudo sysctl -w net.ipv4.tcp_ecn=0*.

Terraform Automation of Apstra for the AI Fabric

IN THIS SECTION

- Al Terraform Configs | 90
- AI JVD Specific Terraform Configs | 91

AI Terraform Configs

Juniper has compiled a set of Terraform configs to help set up data center fabrics for an AI cluster. AI training requires a dedicated GPU Backend fabric, a dedicated Storage Backend fabric, and a Frontend fabric. Here we show such Apstra-managed network fabrics deploying logical devices, racks and

templates for DGX (or HGX equivalent) servers based on A100 and H100 GPUs having 200GE and 400GE access connectivity respectively. The logical devices, racks and templates defined here create the NVIDIA Rail-optimized topology.

The github repository for AI designs using Apstra can be found:

https://github.com/Juniper/terraform-apstra-examples/tree/master/ai-cluster-designs/

AI JVD Specific Terraform Configs

Based on the AI cluster designs with rail-optimized GPU fabrics of various sizes, this Terraform config for Apstra will build a set of 3 blueprints for a reference AI cluster's dedicated GPU Backend fabric, a dedicated Storage Backend fabric, and a Frontend fabric.

This example shall serve as a Juniper Validated Design (JVD) set of configurations that can be applied to larger clusters. It has two NVIDIA rail-optimized groups with Juniper QFX5220 leaf switches in one stripe of 8 and QFX5230 leaf switches in another stripe of 8. It has options for both QFX5230 spines or high-radix PTX10008 spines, with examples here for A100s and H100-based servers in uniform racks or as deployed in the "Lab Leaf" rack with mixed server access for half A100 and half H100 connectivity to serve as an example, and because that is what is used in the real lab test environment for this configuration.

The github repository for this specific AI JVD can be found:

https://github.com/Juniper/terraform-apstra-examples/tree/master/ai-cluster-jvd/

	Name	AI Cluster 64 DGX-A100 (512 GPUs)			
	Туре	RACK BASED			
review					
	Selected Rack	*			
	Expand Nodes? 🕑 Show Links?				
	spine2	e3 spine4	spine5	spine6	ĕ-
	D COCCCCCC COCCCCCC Leaf5_1 Leaf6_1	COCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC	0000000 Leaf2_1 Leaf3_1	Leaf4_1 Leaf5_1	0000000 + C
	GX-A100_10 DGX-A1	00_18 DGX-A100_26	DGX-A100_2	DGX-A100_10	DGX-A100_1
	GX-A100_11 DGX-A1	00_19 DGX-A100_27	DGX-A100_3	DGX-A100_11	DGX-A100_1
	GX-A100_12 DGX-A1	00_20 DGX-A100_28	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 DGX-A100_12	DGX-A100_2
	GX-A100_13 DGX-A1	00_21 DGX-A100_29	DGX-A100_5	DGX-A100_13	DGX-A100_2
	I WEIXENT AF THUNKIN	KIVI MARTANI	166865801	1/1 × * * * * * * *	
	GX-A100 14 DGX-A1	00 22 DGX-A100 30	DGX-A100_6	DGX-A100_14	DGX-A100_2

Figure 67: Sample GPU Backend Terraform Template

Figure 68: Sample GPU Backend Terraform Template: Rack Type

☆ 🆀 → Design → Rack T	ypes > Al 16xA100		
← back to list			2 4 1
Expanded View Compact View	v		
Topology Preview			
	Leaf6_1 DGX-A100_1 DGX-A100_2 DGX-A100_4 DGX-A100_4	Leaf8.1 Leaf1.1 Leaf2.1 Leaf3.1 Leaf5.1 Leaf3.1 Leaf3.1 <t< th=""><th></th></t<>	
Summary			
	Display Name	AI 16xA100	
	Fabric Connectivity Design	L3 Clos	

☆ 🌴 > Design > Logical Devices > Al-Leaf 32+32x400							
← back to list					Ľ	æ	Ĩ
Name							
AI-Leaf 32+32x400							
PANEL#1					6		
64 ports	32 x 400 Gbps Superspine • Spine • Leaf • Generic	32 x 400 Gbps Superspine • Spine • Leaf • Access • Peer • Unused • Generic			Com	iected ti	,•
1 3 5 X 9 11 13 15 2 4 6 8 10 12 14 16	12 19 21 25 25 27 29 31 33 35 37 18 30 22 24 24 28 30 32 34 36 38	39 41 43 45 47 49 51 53 52 57 40 42 44 48 50 52 54 58 58	59 61 63 60 62 64				

Figure 69: Sample GPU Backend Terraform Template: Logical Device

Figure 70: Terraform Template: All Templates Examples

	☆ 🏠 → Design → Templates		
Juniper Apstra™			
	Name \$	Type ≑	Overlay Control Protocol \$
Blueprints	AI Cluster 64 DGX Server Frontend Management Fabric	🐰 RACK BASED	MP-EBGP EVPN
Devices	AI Cluster 64 DGX-A100 (512 GPUs)	🛄 RACK BASED	Static VXLAN
لی ا کے ا	AI Cluster 64 DGX-A100 (512 GPUs) Storage Fabric	📓 RACK BASED	Static VXLAN
الأقار	AI Cluster 64 DGX-H100 (512 GPUs)	🐰 RACK BASED	Static VXLAN
Resources	AI Cluster 64 DGX-H100 (512 GPUs) Storage Fabric	I RACK BASED	Static VXLAN
ر پے پر پار External Systems	AI Cluster 128 DGX Server Frontend Management Fabric	I RACK BASED	MP-EBGP EVPN
	AI Cluster 128 DGX-A100 (1024 GPUs)	🐰 RACK BASED	Static VXLAN
Platform	AI Cluster 128 DGX-A100 (1024 GPUs) Storage Fabric	盟 RACK BASED	Static VXLAN
값 Favorites	AI Cluster 128 DGX-H100 (1024 GPUs)	🛄 RACK BASED	Static VXLAN
	AI Cluster 128 DGX-H100 (1024 GPUs) Storage Fabric	🛄 RACK BASED	Static VXLAN
	AI Cluster 256 DGX Server Frontend Management Fabric	III RACK BASED	MP-EBGP EVPN
	AI Cluster 256 DGX-A100 (2048 GPUs)	圓 RACK BASED	Static VXLAN
	AI Cluster 256 DGX-A100 (2048 GPUs) Storage Fabric	III RACK BASED	Static VXLAN
	AI Cluster 256 DGX-H100 (2048 GPUs)	🛄 RACK BASED	Static VXLAN
	AI Cluster 256 DGX-H100 (2048 GPUs) Storage Fabric	🔛 RACK BASED	Static VXLAN
	AI Cluster 640 DGX-H100 (5120 GPUs)	盟 RACK BASED	Static VXLAN
B	AI Cluster 1152 DGX-A100 (9216 GPUs)	I RACK BASED	Static VXLAN

Validation Framework

IN THIS SECTION

Platforms / Devices Under Test (DUT) | 94

Platforms / Devices Under Test (DUT)

Table 25: Platforms / Devices Under Test (DUT)

Component	Frontend	Storage Backend	GPU Backend (Cluster 1 and 2)
Architecture	3-stage clos	3-stage clos	3-stage clos rail optimized
Spine nodes	QFX5130-32CD x 2	QFX5220-32CD x 2	QFX5230-64CD x 2 (cluster 1) PTX-10008 JNP10K-LC1201 (cluster 1) QFX5240-64OD x 2 (cluster 2)
Leaf nodes	QFX5130-32CD x 1 (<i>frontend-gpu-leaf</i>) QFX5130-32CD x 1 (<i>frontend-weka-leaf</i>)	QFX5220-32CD × 2 (<i>storage-backend-gpu- leaf</i>) QFX5220-32CD × 2 (<i>storage-backend- weka-leaf</i>)	QFX5220-64CD x 8 (cluster 1 - stripe 1) QFX5230-64CD x 8 (cluster 1 - stripe 2) QFX5240-64CD x 8 (cluster 2 - stripes 1-2)

(Continued)

Component	Frontend	Storage Backend	GPU Backend (Cluster 1 and 2)
Leaf nodes <=>	2 x 400GE	2 x 400GE	2 x 400GE
spine node links	(per <i>frontend-leaf</i> <=> <i>frontend-spine</i> link)	<pre>(per storage-backend- weka-leaf <=> storage-backend- spine) 3 x 400GE (per storage-backend- gpu-leaf <=> storage-backend- spine)</pre>	(per <i>gpu-backend-spine</i> <=> <i>gpu-backend-leaf</i> link)
Number of NVIDIA DGX H100 GPU servers Number of NVIDIA HGX A100 GPU servers	2 (Cluster 2 - stripe 1) 2 (Cluster 2 - stripe 2) 4 (Cluster 1 - stripe 1) 4 (Cluster 1 - stripe 1)		
NVIDIA DGX H100	1 x 100GE	1 x 200GE	1 x 400GE (Cluster 2)
GPU servers <=>	(per <i>gpu server</i> <=>	(per gpu server <=>	(per gpu server <=>
GPU leaf nodes links	<i>frontend-gpu-leaf</i> link)	<i>storage-backend-gpu- leaf</i> link)	gpu-backend-leaf link)
NVIDIA HGX A100	1 x 100GE	1 x 100GE	1 x 200GE (Cluster 1)
GPU servers <=>	(per <i>gpu server</i> <=>	(per <i>gpu server</i> <=>	(per <i>gpu server</i> <=>
GPU leaf nodes links	<i>frontend-gpu-leaf</i> link)	<i>storage-backend-gpu-</i> <i>leaf</i> link)	gpu-backend-leaf link)

(Continued)

Component	Frontend	Storage Backend	GPU Backend (Cluster 1 and 2)		
Total number of GPUs	96: 32 x stripe in cluster 1 16 x stripe in cluster 2				
WEKA storage servers	8				
WEKA storage servers <=>	1 x 100GE (per weka server <=>	1 x 200GE (per weka server <=>	N/A		
nodes links	<i>frontend-weka-leaf</i> link)	<i>storage-backend-weka-</i> <i>leaf</i> link)			

Network Connectivity: Reference Examples

IN THIS SECTION

- Frontend Network Connectivity | 97
- GPU Backend Network Connectivity | 113
- Storage Backend Network Connectivity | 122

For those who want more details, this section provides insight into the setup of each fabric and the expected values for the reference examples.

The section describes the IP connectivity across the common Frontend, and Storage Backend fabrics, and the GPU Backend fabric in Cluster 1, Stripe 1. The GPU Backend fabrics for cluster 1, stripe 2, and cluster 2 follow the same model.

Regardless of whether you are using Apstra with or without Terraform automation **with** Apstra, the IP addressing Pools, ASN Pools, and interface addresses are largely automatically assigned and configured with little interaction from the administrator unless desired.

Notice that all the addresses shown in this section represent the IP addressing schema used in the Juniper lab to validate the design.

Frontend Network Connectivity

The Frontend fabric is designed as a Layer 3 IP Fabric, where the links between the leaf and spine nodes are configured with /31 IP addresses, as shown in Table 26. The fabric consists of 2 spine nodes and 2 leaf nodes, where 1 leaf node is used to connect to the storage servers (named *frontend-weka-leaf 1*) and 1 is used to connect to the GPU servers (named *frontend-ai-leaf1*). Additionally, the Headend Servers that execute the workload manager (Slurm) for AI Training and Inference models reside in this fabric.

NOTE: In this example, leaf nodes connecting to the GPU servers in the Frontend fabric are named *frontend-ai-leaf# instead of frontend-gpu-leaf# but they represent the same role.*

There are two 400GE links between each *frontend-weka-leaf* 1 node and the spine nodes and two 400GE links between each *frontend-ai-leaf* 1 node and the spine nodes as shown in Figure 71.



Figure 71: Frontend Spine to Leaf Nodes Connectivity

Table 26: Frontend Interface Addresses

Leaf node	Spine IP address	Leaf IP address
frontend-ai-leaf1	10.0.5.0/31	10.0.5.1/31
	10.0.5.2/31	10.0.5.3/31
frontend-weka-leaf1	10.0.5.4/31	10.0.5.5/31
	10.0.5.6/31	10.0.5.7/31
frontond-zi.lozf1	10 0 5 8/31	10 0 5 9/31
nontenu-ar-icai 1	10.0.3.0/31	10.0.3.7/31
	10.0.5.10/31	10.0.5.11/31
frontend-weka-leaf1	10.0.5.12/31	10.0.5.13/31
	10.0.5.14/31	10.0.5.15/31
	Leaf node frontend-ai-leaf1 frontend-weka-leaf1 frontend-ai-leaf1 frontend-ai-leaf1	Leaf node Spine IP address frontend-ai-leaf1 10.0.5.0/31 10.0.5.2/31 10.0.5.4/31 frontend-weka-leaf1 10.0.5.6/31 frontend-ai-leaf1 10.0.5.8/31 frontend-weka-leaf1 10.0.5.10/31 frontend-weka-leaf1 10.0.5.12/31

NOTE: All the Autonomous System and IP addresses are assigned by Apstra (from predefined pools of resources) based on the intent.

The loopback interfaces also have addresses automatically assigned by Apstra from a predefined pool.

Table 27: Frontend Loopback Addresses

Device	Loopback interface address
frontend-spine1	10.0.3.0/32
frontend-spine2	10.0.3.1/32
frontend-ai-leaf1	10.0.1.0/32
frontend-weka-leaf1	10.0.1.1/32

The H100 GPU Servers and A100 GPU Servers are all connected to the frontend-ai-leaf1 node.

The links between the GPU servers and the leaf node Leaf 1 are assigned /31 subnets out of 10.0.5.0/24, shown in Figure 72 and Table 28.



Figure 72: Frontend Leaf Nodes to GPU Servers Connectivity

Table 28: Frontend Leaf Nodes to GPU Servers Interfaces Addresses

GPU Server	Leaf node	GPU Server IP address	Leaf IP address
H100 GPU Server 1	frontend-ai-leaf1	10.10.1.17/31	10.100.1.9/31
H100 GPU Server 2		10.10.1.19/31	10.100.1.11/31
H100 GPU Server 3		10.10.1.21/31	10.100.1.1/31
H100 GPU Server 4		10.10.1.23/31	10.100.1.3/31
A100 GPU Server 1		10.10.1.1/31	10.100.1.5/31
A100 GPU Server 2		10.10.1.3/31	10.100.1.7/31
A100 GPU Server 3		10.10.1.5/31	10.100.2.9/31
A100 GPU Server 4		10.10.1.7/31	10.100.2.11/31
A100 GPU Server 5		10.10.1.9/31	10.100.2.1/31

(Continued)

GPU Server	Leaf node	GPU Server IP address	Leaf IP address
A100 GPU Server 6		10.10.1.11/31	10.100.2.3/31
A100 GPU Server 7		10.10.1.13/31	10.100.2.5/31
A100 GPU Server 8		10.10.1.15/31	10.100.2.7/31

The WEKA storage servers are all connected to the *frontend-weka-leaf* 1 node.

The links to these servers do not have IP addresses assigned on the leaf node. Layer 3 connectivity is provided via an irb interface with an address out of subnet 10.10.2.1/24. The WEKA servers are assigned addresses out of 10.10.2.0/24, as shown Figure 73 and Table 29.



Figure 73: Frontend Leaf Nodes to WEKA Storage Connectivity

Table 29: Frontend Leaf Nodes to WEKA Storage Interface Addresses

GPU Server	Leaf node	WEKA Server IP Address	Leaf IP Address
WEKA Storage Server 1	frontend-weka-leaf1	10.10.2.2/24	10.10.2.1/24 (irb.2)
WEKA Storage Server 2		10.10.2.3/24	
WEKA Storage Server 3		10.10.2.4/24	

(Continued)

GPU Server	Leaf node	WEKA Server IP Address	Leaf IP Address
WEKA Storage Server 4		10.10.2.5/24	
WEKA Storage Server 5		10.10.2.6/24	
WEKA Storage Server 6		10.10.2.7/24	
WEKA Storage Server 7		10.10.2.8/24	
WEKA Storage Server 8		10.10.2.9/24	

The Headend servers executing the workload manager are all connected to the frontend-ai-leaf1 node.

The links to these servers do not have IP addresses assigned on the leaf node. Layer 3 connectivity is provided via an irb interface with the address 10.10.3.1/24. The headend servers assigned addresses out of 10.10.3.0/24, as shown in Figure 74 and table below.





EBGP is configured between the IP addresses assigned to the spine-leaf nodes links. There will be 2 EBGP sessions between the *frontend-ai-leaf#* node and each spine node, and 2 EBGP sessions between each *frontend-weka-leaf* # node and each of the spine nodes, as shown in Figure 75.





Table 30: Frontend Sessions

Spine node	Leaf node	Spine	Leaf ASN	Spine IP address	Leaf IP address
frontend-spine1	frontend-ai-leaf1	4201032300	4201032400	10.0.5.0/31	10.0.5.1/31
				10.0.5.2/31	10.0.5.3/31
frontend-spine1	frontend-weka-		4201032401	10.0.5.4/31	10.0.5.4/31
lea	<i>leat</i> 1			10.0.5.6/31	10.0.5.7/31
frontend-spine2	frontend-ai-leaf1	4201032301	4201032400	10.0.5.8/31	10.0.5.9/31
				10.0.5.10/31	10.0.5.11/31
frontend-spine2	frontend-weka-		4201032401	10.0.5.12/31	10.0.5.13/31
	leaf 1			10.0.5.14/31	10.0.5.15/31

NOTE: All the Autonomous System and community values are assigned by Apstra (from predefined pools of resources) based on the intent.

On the frontend-ai-leaf1 nodes BGP policies are configured by Apstra to advertise the following routes to the spine nodes:

- frontend-ai-leaf1 node own loopback interface address,
- frontend-ai-leaf1 node to spines interfaces subnets and
- GPU servers to frontend-ai-leaf1 node link subnets.
- WEKA server's management subnet

Figure 76: Frontend Leaf to GPU Servers BGP



Figure 77: Frontend Leaf to Headend Server BGP



Table 31: Frontend Leaf to GPU/Headend Servers Advertised Routes

Leaf Node	Peer(s)	Advertised Routes		BGP Communities
frontend-ai-leaf1	frontend-spine1 & frontend-spine2	Loopback: 10.0.4.0/32 Leaf-spines links: 10.0.5.0/31 10.0.5.2/31 10.0.5.8/31 10.0.5.10/31	GPU servers <=> frontend spine links: 10.10.1.16/31 10.10.1.20/31 10.10.1.22/31 10.10.1.0/31 10.10.1.2/31 10.10.1.4/31 10.10.1.8/31 10.10.1.4/31 10.10.1.4/31 10.10.1.4/31 WEKA Management server's subnet: 10.10.3.0/24	3:2007 21001:26000

On the *frontend-weka-leaf* 1 node BGP policies are configured by Apstra to advertise the following routes to the spine nodes:

- frontend-weka-leaf 1 node own loopback interface address,
- frontend-weka-leaf 1 node to spines interfaces subnets and
- WEKA storage server's subnet

Figure 78: Frontend Leaf to WEKA Storage BGP



Table 32: Frontend Leaf to Weka Storage Advertised Routes

Leaf Node	Peer(s)	Advertised Routes		BGP Communities
<i>frontend-weka-leaf</i> 1	frontend-spine1 & frontend-spine2	Loopback: 10.0.4.1/32 Leaf-spines links: 10.0.5.4/31 10.0.5.6/31 10.0.5.12/31 10.0.5.14/31	GPU servers <=> frontend spine links: 10.10.2.0/24	4:20007 21001:26000

On the Spine nodes, BGP policies are configured by Apstra to advertise the following routes to the frontend-ai-leaf node:

- frontend-spine node own loopback interface address
- frontend-weka-leaf 1 loopback interface address
- frontend-spine to frontend-weka-leaf 1 nodes interfaces subnets
- WEKA storage server's subnet (learned from *frontend-weka-leaf* 1)



Figure 79: Frontend Spine to Frontend Leaf for GPU/Headed Servers BGP

Table 33: Frontend Spine to Frontend Leaf for GPU/Headed Servers Advertised Routes

Leaf Node	Peer(s)	Advertised Routes		BGP Communities
frontend-spine1	frontend-ai-leaf	Loopback:	WEKA Servers subnet:	0:15
		10.0.3.0/32		1:20007
		10.0.4.0/32	10.10.2.0/24	21001:26000
		Leaf-spines links:		Except for
		10.0.5.0/31		10.0.4.0/32
		10.0.5.2/31		(0:15 3:20007 21001:26000)
		10.0.5.4/31		
		10.0.5.6/31		
		10.0.5.12/31		
		10.0.5.14/31		
frontend-spine2	frontend-ai-leaf	Loopbacks: 10.0.3.1/32 10.0.4.0/32 Leaf-spines links: 10.0.5.4/31 10.0.5.6/31 10.0.5.8/31 10.0.5.10/31 10.0.5.12/31 10.0.5.12/31	WEKA Servers subnet: 10.10.2.0/24	0:15 2:20007 21001:26000 Except for 10.0.4.0/32 (0:15 3:20007 21001:26000)

On the Spine nodes, BGP policies are configured by Apstra to advertise the following routes to the *frontend-weka-leaf* 1 leaf node:

- spine node own loopback interface address
- frontend-ai-leaf1 loopback interface address
- spine to frontend-ai-leaf1 nodes interfaces subnets
- GPU servers to frontend-ai-leaf1 node link subnets



Figure 80: Frontend Spine to Frontend Leaf for WEKA Storage Headend Server BGP

Figure 81: Frontend Spine to Frontend Leaf for WEKA Storage GPU Server BGP



Table 34 Frontend Spine to Frontend Leaf for WEKA Storage Advertised Routes

Leaf Node	Peer(s)	Advertised Routes		BGP Communities
frontend-spine1	frontend-ai-leaf	Loopback: 10.0.3.0/32 10.0.4.1/32 Leaf-spines links: 10.0.5.0/31 10.0.5.2/31 10.0.5.4/31 10.0.5.6/31 10.0.5.8/31 10.0.5.10/31	GPU server <=> frontend spine links: 10.10.1.16/31 10.10.1.20/31 10.10.1.22/31 10.10.1.2/31 10.10.1.2/31 10.10.1.4/31 10.10.1.6/31 10.10.1.8/31 10.10.1.10/31 10.10.1.12/31 10.10.1.14/31 WEKA Server's Management subnet: 10.10.3.0/24	0:15 1:20007 21001:26000 Except for 10.0.4.1/32 (0:15 4:20007 21001:26000)

Leaf Node	Peer(s)	Advertised Routes		BGP Communities
frontend-spine2	frontend-ai-leaf	Loopbacks: 10.0.3.1/32 10.0.4.1/32 Leaf-spines links: 10.0.5.0/31 10.0.5.2/31 10.0.5.10/31 10.0.5.12/31 10.0.5.14/31	GPU servers <=> frontend spine links: 10.10.1.16/31 10.10.1.20/31 10.10.1.22/31 10.10.1.2/31 10.10.1.2/31 10.10.1.4/31 10.10.1.6/31 10.10.1.8/31 10.10.1.10/31 10.10.1.12/31 10.10.1.14/31 WEKA Management server's subnet:	0:15 2:20007 21001:26000 Except for 10.0.4.1/32 (0:15 4:20007 21001:26000)

By advertising the subnet assigned to the links between the leaf nodes and the GPU/storage servers, communication between GPUs and the WEKA storage and WEKA management servers is possible across the fabric.



Figure 82: GPU Server to WEKA storage and WEKA Management Servers

NOTE: All the devices are configured to perform ECMP load balancing, as explained later in the document.

GPU Backend Network Connectivity

The GPU Backend fabric is designed as a Layer 3 IP Fabric, where the links between the leaf and spine nodes are configured with /31 IP addresses and are running EBGP. The fabric consists of 2 spine nodes, and 8 spine nodes (per stripe).

There is a single 400GE link between each leaf node and the spine nodes.



Figure 83: GPU Backend Spine to GPU Backend Leaf Nodes Connectivity

Table 35: GPU Backend Interface Addresses

٠

Stripe #	Spine node	Leaf node	Spine IP address	Leaf IP address
1	gpu-backend-spine	gpu-backend-leaf1	10.0.2.0/31	10.0.2.1/31
	1		10.0.2.2/31	10.0.2.3/31
1	gpu-backend-spine	gpu-backend-leaf2	10.0.2.4/31	10.0.2.5/31
	1		10.0.2.6/31	10.0.2.7/31
1	gpu-backend-spine	gpu-backend-leaf3	10.0.2.8/31	10.0.2.9/31
	l		10.0.2.10/31	10.0.2.11/31

Stripe #	Spine node	Leaf node	Spine IP address	Leaf IP address
1	<i>gpu-backend-spine</i>	gpu-backend-leaf1	10.0.2.64/31	10.0.2.65/31
	-		10.0.2.66/31	10.0.2.67/31
1	gpu-backend-spine 2	gpu-backend-leaf2	10.0.2.68/31	10.0.2.69/31
			10.0.2.70/31	10.0.2.71/31
1	gpu-backend-spine 2	gpu-backend-leaf3	10.0.2.72/31	10.0.2.73/31
	-		10.0.2.74/31	10.0.2.75/31

The loopback interfaces also have addresses automatically assigned by Apstra from a predefined pool.

NOTE: All IP addresses are assigned by Apstra (from predefined pools of resources) based on the intent.

Table 36: GPU Backend Loopback Addresses

Stripe #	Device	Loopback Interface Address
1	gpu-backend-spine1	10.0.0/32
1	gpu-backend-spine2	10.0.0.1/32
1	gpu-backend-leaf1	10.0.1.0/32
1	gpu-backend-leaf2	10.0.1.1/32
1	gpu-backend-leaf3	10.0.1.2/32

Each leaf node is assigned a /24 subnet out of 10.200/16 and a unique VLAN ID to provide connectivity to the GPU servers. Layer 3 connectivity is provided via an irb interface with an address out of the specific IP subnet, as shown in the table below.

Because each leaf node represents a rail, where all the GPUs with a given number connect, each rail in the cluster is mapped to a different /24 IP subnet.



Figure 84: GPU Backend Servers to Leaf Nodes Connectivity

Table 37: GPU Backend Servers to Leaf Nodes Connectivity

Stripe #	Device	Rail #	VLAN #	Subnet	IRB on leaf	Connected device(s)
1	gpu-backend- leaf 1	1	2	10.200.0.0/ 24	10.200.0.25 4	GPU 1 from all 8 GPU servers
1	gpu-backend- leaf2	2	3	10.200.1.0/ 24	10.200.1.25 4	GPU 2 from all 8 GPU servers
1	gpu-backend- leaf3	3	4	10.200.2.0/ 24	10.200.2.25 4	GPU 3 from all 8 GPU servers

•••

EBGP is configured between the IP addresses assigned to the spine-leaf nodes links, as shown in Figure 81. There will be 2 EBGP sessions between each *gpu-backend-leaf* # node and each *gpu-backend-spine* #.



Figure 85: GPU Backend BGP Sessions

Table 38: GPU Backend Sessions

Stripe #	Spine Node	Leaf Node	Spine ASN	Leaf ASN	Spine IP Address	Leaf IP Address
1	gpu-backend- spine1	gpu-backend- leaf1	420103210 0	420103220 0	10.0.2.0/31 10.0.2.2/31	10.0.2.1/31 10.0.2.3/31
1	gpu-backend- spine1	gpu-backend- leaf2		420103220 1	10.0.2.4/31 10.0.2.6/31	10.0.2.5/31 10.0.2.7/31
1	gpu-backend- spine1	gpu-backend- leaf3		420103220 2	10.0.2.8/31 10.0.2.10/3 1	10.0.2.9/31 10.0.2.11/3 1

(Continued)

Stripe #	Spine Node	Leaf Node	Spine ASN	Leaf ASN	Spine IP Address	Leaf IP Address
	• •					
1	gpu-backend- spine2	gpu-backend- leaf1	420103210 1	420103220 0	10.0.2.64/3 1	10.0.2.65/3 1
					10.0.2.66/3 1	10.0.2.67/3 1
1	gpu-backend- spine2	gpu-backend- leaf2		420103220 1	10.0.2.68/3 1	10.0.2.69/3 1
					10.0.2.70/3 1	10.0.2.71/3 1
1	gpu-backend- spine2	gpu-backend- leaf3		420103220 2	10.0.2.72/3 1	10.0.2.73/3 1
					10.0.2.74/3 1	10.0.2.75/3 1

NOTE: All the Autonomous System and community values are assigned by Apstra (from predefined pools of resources) based on the intent.

On the Leaf nodes, BGP policies are configured by Apstra to advertise the following routes to the spine nodes:

• Leaf node own loopback interface address

- leaf to spine interfaces subnets and
- irb interface subnet

Figure 86: GPU Backend Leaf Node BGP



Table 39: GPU Backend Leaf Node Advertised Routes

Stripe #	Device	Advertised routes	BGP community
1	gpu-backend-leaf 1	10.0.1.0/32	3:20007
		10.0.2.0/31	21001:26000
		10.0.2.64/31	
		10.200.0.0/24	

Stripe #	Device	Advertised routes	BGP community
1	gpu-backend-leaf 2	10.0.1.1/32	4:20007
		10.0.2.4/31	21001:26000
		10.0.2.68/31	
		10.200.1.0/24	
1	gpu-backend-leaf 3	10.0.1.2/32	5:20007
		10.0.2.8/31	21001:26000
		10.0.2.72/31	
		10.200.2.0/24	

On the Spine nodes, BGP policies are configured by Apstra to advertise the following routes to the leaf nodes:

- spine node own loopback interface address
- leaf nodes' loopback interface address
- spine to leaf interfaces subnets
- irb interface subnet, as shown below:

Figure 87: GPU Backend Spine Node BGP



Table 40: GPU Backend Spine Node Advertised Routes

Stripe #	Spine Node	Advertised Routes	BGP Community
1	gpu-backend-spine 1	10.0.0/32	0:15 X:20007
		10.0.2.0/31	21001:26000
		10.0.2.4/31	
		10.200.1.0/24	
1	gpu-backend-spine 2	10.0.0.1/32	0:15 X:20007
		10.0.2.64/31	21001:26000
		10.0.2.68/31	
		10.200.1.0/24	

By advertising the irb interfaces subnet, communication between GPUs in different rails is possible across the fabric.



Figure 88: Communication Across Rails

NOTE: All the devices are configured to perform ECMP load balancing, as explained later in the document.

Storage Backend Network Connectivity

The Storage Backend fabric is designed as a Layer 3 IP Fabric, where the links between the leaf and spine nodes are configured with /31 IP addresses as shown in the table below. The fabric consists of 2 spine nodes and 4 leaf nodes, where 2 leaf nodes are used to connect the storage servers (named *storage-backend-weka-leaf #*) and 2 are used to connect to the GPU servers (named *storage-backend-gpu-leaf #*).

There are three 400GE links between each *storage-backend-weka-leaf* # node and the spine nodes and two 400GE links between each *storage-backend-gpu-leaf* # node and the spine nodes as shown in Figure 89.

Figure 89: Storage Backend Spine to Storage Backend GPU Leaf Nodes Connectivity



Figure 90: Storage Backend Spine to Storage Backend WEKA Storage Leaf Nodes Connectivity



Table 41: Storage Backend Interface Addresses

Spine node	Leaf node	Spine IP Address	Leaf IP Address	
storage-backend-spine 1	<i>storage-backend-gpu-leaf</i> 1	10.0.8.0/31	10.0.8.1/31	
		10.0.8.2/31	10.0.8.3/31	
		10.0.8.4/31	10.0.8.5/31	
storage-backend-spine1	storage-backend-gpu-	10.0.8.6/31	10.0.8.7/31	
	leaf2	10.0.8.8/31	10.0.8.9/31	
		10.0.8.10/31	10.0.8.11/31	
starses backand aninal	storings backand wake	10 0 8 12/21	Leaf IP Address 10.0.8.1/31 10.0.8.3/31 10.0.8.5/31 10.0.8.7/31 10.0.8.11/31 10.0.8.13/31 10.0.8.13/31 10.0.8.17/31 10.0.8.17/31 10.0.8.21/31 10.0.8.23/31 10.0.8.23/31 10.0.8.25/31 10.0.8.27/31 10.0.8.33/31 10.0.8.33/31 10.0.8.33/31 10.0.8.33/31 10.0.8.33/31 10.0.8.33/31 10.0.8.33/31 10.0.8.33/31	
Storage-Dackenu-Spine1	leaf1	10.0.8.12/31	10.0.8.15/31	
		10.0.0.14/31	10.0.0.13/31	
storage-backend-spine1	storage-backend-weka-	10.0.8.16/31	10.0.8.17/31	
	leaf2	10.0.8.18/31	10.0.8.19/31	
storage-backend-snine?	storage-backend-gnu-	10 0 8 20/31	10 0 8 21/31	
Storage-backenu-spinez	leaf1	10.0.8.22/31	10.0.8.23/31	
		10.0.8.24/31	10.0.8.25/31	
storage-backend-spine2	storage-backend-gpu- leaf2	10.0.8.26/31	10.0.8.27/31	
		10.0.8.28/31	10.0.8.29/31	
		10.0.8.30/31	10.0.8.31/31	
storage-backend-spine2	storage-backend-weka-	10.0.8.32/31	10.0.8.33/31	
	leaf1	10.0.8.34/31	10.0.8.35/31	
storage-backend-spine2	storage-backend-weka- leaf2	10.0.8.36/31	10.0.8.37/31	
	<i></i>	10.0.8.38/31	10.0.8.39/31	

NOTE: All IP addresses are assigned by Apstra (from predefined pools of resources) based on the intent.

The loopback interfaces also have addresses automatically assigned by Apstra from a predefined pool.

Device	Loopback Interface Address
storage-backend-spine1	10.0.6.0/32
storage-backend-spine2	10.0.6.1/32
storage-backend-gpu-leaf1	10.0.7.0/32
storage-backend-gpu-leaf2	10.0.7.1/32
storage-backend-weka-leaf1	10.0.7.2/32
storage-backend-weka-leaf2	10.0.7.3/32

Table 42: Storage Backend Loopback Interfaces

The H100 GPU Servers and A100 GPU Servers are connected to the storage backend leaf switches as summarized in the following table.

Table 43: Storage GPU Backend Servers to Leaf Nodes Connectivity

GPU servers	Leaf Node
H100-1	storage-backend-gpu-leaf1
H100-2	
A100-1	
A100-2	
A100-3	
A100-4	

GPU servers	Leaf Node
H100-3	storage-backend-gpu-leaf2
H100-4	
A100-5	
A100-6	
A100-7	
A100-8	

The links between the GPU servers and *storage-backend-gpu-leaf* 1 are assigned /31 subnets out of 10.100.1/24, while the links between the GPU servers and *storage-backend-gpu-leaf* 2 are assigned /31 subnets out of 10.100.2/24, as shown in Figure 91.

Figure 91: GPU Servers to Storage Backend GPU Leaf nodes Connectivity



GPU Server Leaf Node **GPU Server IP Address** Leaf IP Address H100 GPU Server 1 storage-backend-gpu-leaf 10.100.1.8/31 10.100.1.9/31 1 H100 GPU Server 2 10.100.1.11/31 storage-backend-gpu-leaf 10.100.1.10/31 1 A100 GPU Server 1 storage-backend-gpu-leaf 10.100.1.1/31 10.100.1.0/31 1 A100 GPU Server 2 storage-backend-gpu-leaf 10.100.1.2/31 10.100.1.3/31 1 A100 GPU Server 3 storage-backend-gpu-leaf 10.100.1.4/31 10.100.1.5/31 1 A100 GPU Server 4 storage-backend-gpu-leaf 10.100.1.6/31 10.100.1.7/31 1 H100 GPU Server 3 storage-backend-gpu-leaf 10.100.2.8/31 10.100.2.9/31 2 H100 GPU Server 4 storage-backend-gpu-leaf 10.100.2.10/31 10.100.2.11/31 2 A100 GPU Server 5 storage-backend-gpu-leaf 10.100.2.0/31 10.100.2.1/31 2 A100 GPU Server 6 storage-backend-gpu-leaf 10.100.2.3/31 10.100.2.2/31 2 A100 GPU Server 7 storage-backend-gpu-leaf 10.100.2.4/31 10.100.2.5/31 2 A100 GPU Server 8 storage-backend-gpu-leaf 10.100.2.7/31 10.100.2.6/31 2

Table 44: GPU Servers to Storage GPU Backend Interface Addresses

Like the GPU servers, the WEKA storage servers are connected to the two *storage-backend-weka-leaf* # nodes as shown Figure 92.

Figure 92: WEKA Storage servers to Leaf Nodes Connectivity



Each GPU server to leaf node connection is assigned a /31 subnet out of 10.100.0.0/24, as shown in the following table.

WEKA Server	Leaf Node	WEKA Server IP Address	Leaf IP Address
WEKA storage Server 1	storage-backend-weka- leaf 1	10.100.0.0/31	10.100.0.1/31
WEKA storage Server 2	storage-backend-weka- leaf 1	10.100.0.2/31	10.100.0.3/31
WEKA storage Server 3	<i>storage-backend-weka- leaf</i> 1	10.100.0.4/31	10.100.0.5/31
WEKA storage Server 4	storage-backend-weka- leaf 1	10.100.0.5/31	10.100.0.7/31

WEKA Server	Leaf Node	WEKA Server IP Address	Leaf IP Address
WEKA storage Server 5	<i>storage-backend-weka- leaf</i> 1	10.100.0.8/31	10.100.0.9/31
WEKA storage Server 6	<i>storage-backend-weka-</i> <i>leaf</i> 1	10.100.0.10/31	10.100.0.11/31
WEKA storage Server 7	<i>storage-backend-weka- leaf</i> 1	10.100.0.12/31	10.100.0.13/31
WEKA storage Server 8	<i>storage-backend-weka- leaf</i> 1	10.100.0.14/31	10.100.0.15/31
WEKA storage Server 1	<i>storage-backend-weka- leaf</i> 1	10.100.0.16/31	10.100.0.17/31
WEKA storage Server 2	<i>storage-backend-weka- leaf</i> 1	10.100.0.18/31	10.100.0.19/31
WEKA storage Server 3	<i>storage-backend-weka- leaf</i> 1	10.100.0.20/31	10.100.0.21/31
WEKA storage Server 4	<i>storage-backend-weka- leaf</i> 1	10.100.0.22/31	10.100.0.23/31
WEKA storage Server 5	<i>storage-backend-weka-</i> <i>leaf</i> 1	10.100.0.24/31	10.100.0.25/31
WEKA storage Server 6	<i>storage-backend-weka- leaf</i> 1	10.100.0.26/31	10.100.0.27/31
WEKA storage Server 7	<i>storage-backend-weka- leaf</i> 1	10.100.0.28/31	10.100.0.29/31
WEKA storage Server 8	<i>storage-backend-weka- leaf</i> 1	10.100.0.30/31	10.100.0.31/31

Notice that the leaf nodes in this case are using physical interfaces to connect to the storage servers. Thus, no irb interface or vlan id are used for this connectivity. EBGP is configured between the IP addresses assigned to the links between the spine and the leaf nodes as shown in Figure 93.

There will be 3 EBGP sessions between each *storage-backend-weka-leaf* # node and the spine nodes. Similarly, there will be 2 EBGP sessions between each *storage-backend-gpu-leaf* # node.



Figure 93: Storage Backend Spine to Storage Backend Leave for GPU Servers EBGP



Figure 94: Storage Backend Spine to Storage Backend Leave for WEKA Servers EBGP

Table 46: Storage Backend Sessions

Spine Node	Leaf Node	Spine ASN	Leaf ASN	Spine IP Address	Leaf IP Address
storage-backend-	storage-backend-gpu-	420103250	4201032600	10.0.8.0/31	10.0.8.1/31
spine1	leari	0		10.0.8.2/31	10.0.8.3/31
				10.0.8.4/31	10.0.8.5/31
storage-backend- spine1	storage-backend-gpu- leaf2		4201032601	10.0.8.6/31	10.0.8.7/31
				10.0.8.8/31	10.0.8.9/31
				10.0.8.10/31	10.0.8.11/31
stores bolyond	stores backand		4201022602	100012/21	10.0.9.12/21
spine1	storage-dackend- weka-leaf1		4201032602	10.0.8.12/31	10.0.8.13/31
				10.0.8.14/31	10.0.8.15/31
storage-backend-	storage-backend-		4201032603	10.0.8.16/31	10.0.8.17/31
spine1	weka-leaf2			10.0.8.18/31	10.0.8.19/31

Spine Node	Leaf Node	Spine ASN	Leaf ASN	Spine IP Address	Leaf IP Address
storage-backend- spine2	storage-backend-gpu- leaf1	420103250 1	4201032600	10.0.8.20/31 10.0.8.22/31 10.0.8.24/31	10.0.8.21/31 10.0.8.23/31
storage-backend- spine2	storage-backend-gpu- leaf2		4201032601	10.0.8.26/31 10.0.8.28/31 10.0.8.30/31	10.0.8.27/31 10.0.8.29/31 10.0.8.31/31
storage-backend- spine2	storage-backend- weka-leaf1		4201032602	10.0.8.32/31 10.0.8.34/31	10.0.8.33/31 10.0.8.35/31
storage-backend- spine2	storage-backend- weka-leaf2		4201032603	10.0.8.36/31 10.0.8.38/31	10.0.8.37/31 10.0.8.39/31

On the Leaf nodes BGP policies are configured by Apstra to advertise the following routes to the spine nodes:

NOTE: All the Autonomous System and community values are assigned by Apstra (from predefined pools of resources) based on the intent.

- Leaf node own loopback interface address,
- leaf to spine interfaces subnets and
- GPU/WEKA storage server to leaf node link subnets.

Figure 95: Storage Backend Leaf BGP



Table 47: Storage Backend Leaf Node Advertised Routes

Leaf Node	Peer	Advertised Routes	BGP Communities	
storage-backend-	storage-backend-	10.0.7.0/32	10.100.1.0/31	3:20007
gpu-lear1	spinel &	10.0.8.0/31	10.100.1.2/31	21001:26000
	storage-backend- spine2	10.0.8.2/31		
		10.0.8.4/31		
		10.0.8.20/31		
storage-backend-	storage-backend- spine1 & storage-backend- spine2	10.0.7.1/32	10.100.2.0/31	4:20007
gpu-iearz		10.0.8.6/31	10.100.2.2/31	21001:26000
		10.0.8.8/31		
		10.0.8.10/31		
		10.0.8.26/31		

Leaf Node	Peer	Advertised Routes		BGP Communities
storage-backend- weka-leaf1	storage-backend- spine1 &	10.0.7.2/32	10.100.0.16/31	5:20007
		10.0.8.12/31	10.100.0.18/31	21001:26000
	storage-backend- spine2	10.0.8.14/31		
		10.0.8.32/31		
storage-backend- weka-leaf2	storage-backend- spine1 &	10.0.7.3/32	10.100.0.16/31	6:20007
	opinez a	10.0.8.16/31	10.100.0.18/31	21001:26000
	storage-backend- spine2	10.0.8.17/31		
		10.0.8.36/31		

On the Spine nodes, BGP policies are configured by Apstra to advertise the following routes to the leaf nodes:

- spine node own loopback interface address
- leaf nodes' loopback interface address
- spine to leaf interfaces subnets
- GPU/WEKA storage server to leaf node link subnets.

Figure 96: Storage Backend Spine BGP



Table 48: Storage Backend Spine Node Advertised Routes

Spine Node	Peer	Advertised Routes			BGP Communities
storage-backend- spine1	storage-backend-gpu- leaf1	10.0.6.0/32	10.0.8.6/31	10.100.0.0/31	3:20007
		10.0.7.1/32	10.0.8.8/31	10.100.0.2/31	21001:26000
		10.0.7.2/32	10.0.8.10/31	 10.100.2.0/31	
		10.0.7.3/32	10.0.8.12/31		
			10.0.8.14/31	10.100.2.2/31	

Spine Node	Peer	Advertised Routes			BGP Communities
	storage-backend-gpu- leaf2	10.0.6.0/32	10.0.8.0/31	10.100.0.0/31	
		10.0.7.0/32	10.0.8.2/31	10.100.0.2/31	
		10.0.7.2/32	10.0.8.4/31		
		10.0.7.3/32	10.0.8.12/31	10.100.1.0/31	
			10.0.8.14/31	10.100.1.2/31	
	storage-backend-weka- leaf 1	10.0.6.0/32	10.0.8.0/31	10.100.0.0/31	
		10.0.7.0/32	10.0.8.2/31	10.100.0.2/31	
		10.0.7.1/32	10.0.8.4/31		
		10.0.7.3/32		10.100.1.0/31	
				10.100.1.2/31 	
				10.100.2.0/31	
				10.100.2.2/31	
	storage-backend-weka- leaf 2	10.0.6.0/32	10.0.8.0/31	10.100.0.0/31	
		10.0.7.0/32	10.0.8.2/31	10.100.0.2/31	
		10.0.7.1/32	10.0.8.4/31		
		10.0.7.2/32	10.0.8.20/31	10.100.1.0/31	
				10.100.1.2/31 	
				10.100.2.0/31	
				10.100.2.2/31	

(Continued)

Spine Node	Peer	Advertised Routes			BGP Communities
storage-backend- spine2	storage-backend-gpu- leaf1	10.0.6.1/32	10.0.8.6/31	10.100.0.0/31	4:20007
		10.0.7.1/32	10.0.8.8/31	10.100.0.2/31	21001:26000
		10.0.7.2/32	10.0.8.10/31	 10.100.2.0/31 10.100.2.2/31 	
		10.0.7.3/32	10.0.8.12/31		
			10.0.8.14/31 		
	storage-backend-gpu- leaf2	10.0.6.1/32	10.0.8.0/31	10.100.0.0/31 10.100.0.2/31 10.100.2.0/31 10.100.2.2/31	
		10.0.7.0/32	10.0.8.2/31		
		10.0.7.2/32	10.0.8.4/31		
		10.0.7.3/32	10.0.8.12/31		
			10.0.8.14/31		
	storage-backend-weka- leaf 1	10.0.6.1/32	10.0.8.0/31	10.100.0.0/31	
		10.0.7.0/32	10.0.8.2/31	10.100.0.2/31	
		10.0.7.1/32	10.0.8.4/31		
		10.0.7.3/32		10.100.1.0/31	0/31 2/31
				10.100.1.2/31 	
				10.100.2.0/31	
				10.100.2.2/31	

Spine Node	Peer	Advertised Routes			BGP Communities
	storage-backend-weka- leaf 2	10.0.6.0/32 10.0.7.1/32 10.0.7.2/32 10.0.7.3/32	10.0.8.6/31 10.0.8.8/31 10.0.8.10/31 10.0.8.12/31 10.0.8.14/31 	10.100.0.0/31 10.100.0.2/31 10.100.2.0/31 10.100.2.2/31 	

By advertising the subnet assigned to the links between the leaf nodes and the GPU/storage servers, communication between GPUs and the storage servers is possible across the fabric.

Figure 97: Storage Subnet Advertisement



NOTE: All the devices are configured to perform ECMP load balancing, as explained later in the document.

WEKA Storage Solution

IN THIS SECTION

- Weka storage cluster in the AI JVD lab | 140
- Common Setting Changes Required | 141
- Network Configuration for the Juniper WEKA Cluster | **142**
- OFED Drivers: | 142
- Driver Release Should be 5.8 or Later. | 142
- Best Practices for WEKA Data Platform with Juniper Switches | 143
- Test Objectives | 146
- Test Goals | 146

The WEKA Data Platform is a software-based solution built to modernize enterprise data stacks. Its advanced AI-native, data pipeline-oriented architecture delivers high performance at scale, so AI workloads run faster and work more efficiently.

We selected the WEKA Data Platform as part of the AI JVD design due to the following benefits:

- **High Performance**: Weka's architecture is designed for extreme performance, making it suitable for AI/ML workloads, big data analytics, and high-performance computing (HPC) environments.
- Scalability: Weka can scale from a few terabytes to exabytes of data, allowing customers to grow their storage capacity without compromising performance. WEKA's distributed architecture differs from typical scale-up style storage systems, appliances, and hypervisor-based, software-defined storage solutions. It overcomes traditional storage scaling and file-sharing limitations that can be a bottleneck to large-scale AI deployments making one of the preferred choices for customers.
- Unified Storage: Weka provides a single storage solution that can support multiple protocols (e.g., NFS, SMB, POSIX, S3), providing flexibility to access and manage the data and allowing Nvidia's GPUDirect Storage access.
- **Data Resilience**: Weka offers advanced data protection features, including erasure coding, which ensures data resilience and protection against hardware failures. With a minimum configuration of six storage servers the cluster can survive two-server failure.
- **Ease of Management**: Weka's software-defined storage solution is easy to deploy and manage, with a user-friendly interface and automated management features. It can be installed on any standard

AMD EPYC[™] or Intel Xeon[™] Scalable Processor-based hardware with the appropriate memory, CPU processor, networking, and NVMe solid-state drives.

- **Support for GPUs**: Weka is optimized for GPU acceleration, making it an ideal storage solution for environments that heavily rely on GPU computing, such as AI and machine learning applications.
- Low Latency: The architecture of Weka allows for very low-latency access to data, which is crucial for applications that require real-time data processing.

Weka storage cluster in the AI JVD lab

We built the WEKA storage cluster with eight SuperMicro-based servers connected to the Storage Backend fabric providing **242TB** of usable storage. WEKA recommends eight cluster nodes and requires a minimum of six nodes for production deployment.

Each WEKA Server has the following specifications:

- AMD EPYC 9454P processors
- 384GB System Memory
- OS drives: 2x 1.92TB M.2 NVMe Data Center SSD (PCIe 4.0)
- Data drives: 7x 7.68TB U.2 NVMe Data Center SSD (PCIe 4.0)
- Onboard OOB network connection (RJ45) and the following additional interface cards:
 - 1 x NVIDIA Mellanox ConnectX-6 DX Adapter Card, 100GE, dual-port QSFP28, PCIe 4.0 x16
 - 2 x NVIDIA Mellanox ConnectX-6 VPI Adapter Card, HDR IB & 200GE, dual-port QSFP56, OCP 3.0
- Software:
 - The operating system installed is Ubuntu 22.04 LTS.
 - WEKA release version tested in this design is 4.2.5.
 - WEKA Flash Tier license w/SnapShot and high-performance protocol services
 - (POSIX, NFS-W, S3 and SMB-W)

Common Setting Changes Required

WEKA strongly recommends certain BIOS settings, and that Mellanox drivers are matched across all nodes. For convenience, these changes are documented here.

NOTE: WEKA makes available a Weka Management Service (WMS) tool that can be used to automate the BIOS settings changes, verify your configuration, including driver revisions, and deploy the WEKA version you have. This can be downloaded from the WEKA website, located here: https://get.weka.io/ui/wms/download. Juniper highly recommends utilizing the WMS for configuring the WEKA cluster. All the devices are configured to perform ECMP load balancing, as explained later in the document.

BIOS settings:

The BIOS settings can be changed by applying the bios_settings.yml:

Supermicro:

AMD:

ACPISRATL3CacheAsNUMADomain#0099: Disabled

IOMMU#00EA: Disabled

NUMANodesPerSocket#703F: Auto

SMTControl#00CB: Disabled

SR-IOVSupport#0067: Enabled

DFCstates#7104: Disabled

GlobalC-stateControl#00CD: Disabled

NOTE: This is an AMD CPU-powered cluster; the settings may be different for Intel based CPUs.

For more details on how to apply these changes refer to: GitHub - weka/bios_tool: A tool for viewing/ setting bios_settings for Weka servers

Network Configuration for the Juniper WEKA Cluster

As described in the Storage Backend sections, the WEKA servers are dual-homed, and are connected to separate storage backend switches (*storage-backend-weka-leaf* 1 and *storage-backend-weka-leaf* 2) using 200GE ports in the NVIDIA Mellanox ConnectX-6 VPI Adapter Card. The additional QSFP28 100Gbe ports are not used in this JVD but can be used for front-end ingress/egress traffic, staging and management.

Figure 98: Storage Interface Connectivity



NOTE: The ports on the switch side must be configured with no auto negotiation and set to 200G speed.

OFED Drivers:

WEKA recommends following Nvidia's recommendation for OFED (Mellanox) drivers when using Connect-X cards. NVIDIA Documentation - Installing Mellanox OFED.

Driver Release Should be 5.8 or Later.

Ensure that all versions for OFED drivers are aligned across all nodes in the WEKA cluster (i.e. ensure weka01 has the appropriate OFED installed).

For Ubuntu, the following command is recommended:

./mlnxofedinstall --force --dkms --all.
The following script can also be run (as root) on all machines to set the appropriate Mellanox firmware settings.

#!/bin/bash
mst start
for MLXDEV in /dev/mst/* ; do
<pre>mlxconfig -d \${MLXDEV} -y s ADVANCED_PCI_SETTINGS=1 PCI_WR_ORDERING=1</pre>
<pre>mlxfwreset -y -d \${MLXDEV} reset</pre>
done
netplan apply
mst stop

Best Practices for WEKA Data Platform with Juniper Switches

Our cluster is configured using the WEKA distributed POSIX client, which requires some tuning to be integrated to the rest of the design.

We recommend the following:

- Set the MTU to 9000
- If the back-end storage fabric is shared with another resource, set up appropriate CoS prioritization to ensure the AI ingest and checkpoint traffic is not interrupted by other applications network I/O requests.

If GPU Direct Storage is being used instead of the WEKA distributed POSIX client, congestion management and mitigation capability on the network utilizing Explicit Congestion Notification (ECN) and Priority Flow Control (PFC) must be set up.

WEKA also provides tools that can be used to test and measure network activity from a WEKA system perspective.

The command line tool 'weka stats' reports a percentage output of 'good' network performance.

```
weka stats --start-time -24h --end-time -1m --show-internal --stat
GOODPUT_TX_RATIO,GOODPUT_RX_RATIO
```

When the output is shown as a percentage, anything below 85% indicates potential issues that require further examination.

Examples:

NODE	CATEGORY	TIMESTAMP S	TAT		VALUE
all	network	2024-06-14T12:58:	00	GOODPUT_RX_RATIO	99.7636 %
all	network	2024-06-14T12:58:	00	GOODPUT_TX_RATIO	99.7636 %
all	network	2024-06-14T12:57:	00	GOODPUT_RX_RATIO	99.7663 %
all	network	2024-06-14T12:57:	00	GOODPUT_TX_RATIO	99.7663 %
all	network	2024-06-14T12:56:	00	GOODPUT_RX_RATIO	99.752 %
all	network	2024-06-14T12:56:	00	GOODPUT_TX_RATIO	99.752 %
all	network	2024-06-14T12:55:	00	GOODPUT_RX_RATIO	99.7578 %
all	network	2024-06-14T12:55:	00	GOODPUT_TX_RATIO	99.7578 %
all	network	2024-06-14T12:54:	00	GOODPUT_RX_RATIO	99.7795 %
all	network	2024-06-14T12:54:	00	GOODPUT_TX_RATIO	99.7795 %
all	network	2024-06-14T12:53:	00	GOODPUT_RX_RATIO	99.7685 %
all	network	2024-06-14T12:53:	00	GOODPUT_TX_RATIO	99.7685 %
all	network	2024-06-14T12:52:	00	GOODPUT_RX_RATIO	99.775 %
all	network	2024-06-14T12:52:	00	GOODPUT_TX_RATIO	99.775 %

weka stats --category=network --show-internal --stat DROPPED_PACKETS --start-time -24h --end-time -1m -Z

NODE	CATEGORY	TIMESTAMP	STAT	VALUE
all	network	2024-06-14T13:06:00	DROPPED_PACKETS	0 Packets/Sec
all	network	2024-06-14T13:05:00	DROPPED_PACKETS	0 Packets/Sec
all	network	2024-06-14T13:04:00	DROPPED_PACKETS	0 Packets/Sec
all	network	2024-06-14T13:03:00	DROPPED_PACKETS	0 Packets/Sec
all	network	2024-06-14T13:02:00	DROPPED_PACKETS	0 Packets/Sec
all	network	2024-06-14T13:01:00	DROPPED_PACKETS	0 Packets/Sec
all	network	2024-06-14T13:00:00	DROPPED_PACKETS	0 Packets/Sec
all	network	2024-06-14T12:59:00	DROPPED_PACKETS	0 Packets/Sec
all	network	2024-06-14T12:58:00	DROPPED_PACKETS	0 Packets/Sec
all	network	2024-06-14T12:57:00	DROPPED_PACKETS	0 Packets/Sec
all	network	2024-06-14T12:56:00	DROPPED_PACKETS	0 Packets/Sec
all	network	2024-06-14T12:55:00	DROPPED_PACKETS	0 Packets/Sec
all	network	2024-06-14T12:54:00	DROPPED_PACKETS	0 Packets/Sec
all	network	2024-06-14T12:53:00	DROPPED_PACKETS	0 Packets/Sec

If the weka stats command reports dropped packets as shown, further investigation is warranted.

More details and additional tools can be found on the WEKA website Manually prepare the system for WEKA configuration | W E K A.

Test Objectives

The primary objectives of the JVD testing can be summarized as:

- Qualification of the complete AI fabric design functionality including the Frontend, GPU Backend, and Storage Backend fabrics, and connectivity between NVIDIA GPUs and WEKA Storage.
- Qualification of the deployment steps based on Juniper Apstra.
- Ensure the design is well-documented and will produce a reliable, predictable deployment for the customer.

The qualification objectives included validating:

• validation of blueprint deployment, device upgrade, incremental configuration pushes/provisioning, Telemetry/Analytics checking, failure mode analysis, congestion avoidance and mitigation, and verification of host, storage, and GPU traffic.

Test Goals

The AI JVD testing for the described network included the following:

- Design and blueprint deployment through Apstra of three distinct fabrics
- Fabric operation and monitoring through Apstra analytics and telemetry dashboard
- Congestion management with PFC and ECN, including failure scenarios
- End-to-end traffic flow, with Dynamic Load Balancing
- System health, ARP, ND, MAC, BGP (route, next hop), interface traffic counters, and so on
- Software operation verification (no anomalies, or issues found)
- Al fabric with Juniper Apstra successfully performing under the following required scenarios (must):
 - Node failure (reboot)
 - Interface failures (interface down/up, Laser on/off):

Under these scenarios the following were evaluated/validated:

- Completion of AI Job models within MLCommons Training benchmarks
- Traffic recovery was validated after all failure scenarios.
- impact to the fabric and check anomalies reporting in Apstra.

Other features tested:

- Mellanox Connect-X NIC card default settings.
- DSCP and CNP configuration on the NICs
- Connectivity between fabric-connected hosts created by Apstra towards NSX-managed hosts.
- BERT/DLRM test completion times
- Llama2 Inference against existing infrastructure.

Refer to the test report for more information.

Tested Optics

Table 49: Frontend Fabric Optics

Part number	Optics Name	Device Role	Device Model
740-085351	QSFP56-DD-400GBASE- DR4	SPINE	QFX5130-32CD
740-085351	QSFP56-DD-400GBASE- DR4	LEAF	QFX5130-32CD
740-061405	QSFP-100GBASE-SR4-T2	LEAF	QFX5130-32CD
740-046565	QSFP+-40G-SR4	LEAF	QFX5130-32CD
AFBR-709SMZ	AVAGO 10GBASE-SR SFP+ 300m	Server	SuperMicro Headend Server
AFBR-89CDDZ	AVAGO 100GbE QSFP28 300m	Server	Weka Storage Server
AFBR-89CDDZ	AVAGO 100GbE QSFP28 300m	Server	SuperMicro A100 HGX Server
AFBR-89CDDZ	AVAGO 100GbE QSFP28 300m	Server	NVIDIA H100 DGX Server

Table 50: Storage Fabric Optics

Part number	Optics Name	Device Role	Device Model
740-085351	QSFP56-DD-400GBASE-DR4	SPINE	QFX5220-32CD
740-085351	QSFP56-DD-400GBASE-DR4	LEAF	QFX5220-32CD
740-058734	QSFP-100GBASE-SR4	LEAF	QFX5220-32CD
720-128730	QSFP56-DD-2x200GBASE-CR4- CU-2.5M	LEAF	QFX5220-32CD
NON-JNPR	QSFP28-100G-DR	LEAF	QFX5220-32CD
720-128730	QSFP56-DD-2x200GBASE-CR4- CU-2.5M	Server	Weka Storage Server
720-128730	QSFP56-DD-2x200GBASE-CR4- CU-2.5M	Server	SuperMicro A100 HGX Server
740-159003	QSFP56-DD-2x200G-BOAOC-7M	Server	NVIDIA H100 DGX Server

Table 51: Backend GPU Fabric - Cluster 1 (HGX-A100)

Part number	Optics Name	Device Role	Device Model
740-085351	QSFP56-DD-400GBASE-DR4	SPINE	QFX5230-64CD
740-085351	QSFP56-DD-400GBASE-DR4	SPINE	PTX10008
740-085351	QSFP56-DD-400GBASE-DR4	LEAF	QFX5230-64CD
740-046565	QSFP+-40G-SR4	LEAF	QFX5230-64CD
740-159003	QSFP56-DD-2x200G-BOAOC-7M	LEAF	QFX5230-64CD
720-128730	QSFP56-DD-2x200GBASE-CR4- CU-2.5M	LEAF	QFX5230-64CD
740-085351	QSFP56-DD-400GBASE-DR4	LEAF	QFX5220-32CD

(Continued)

Part number	Optics Name	Device Role	Device Model
720-128730	QSFP56-DD-2x200GBASE-CR4- CU-2.5	LEAF	QFX5220-32CD
720-128730	QSFP56-DD-2x200GBASE-CR4- CU-2.5M	Server	SuperMicro A100 HGX Server

Table 52: Backend GPU Fabric - Cluster 2 (DGX-H100)

Part number	Optics Name	Device Role	Device Model
740-174933	OSFP-800G-DR8	SPINE	QFX5240-64OD
740-174933	OSFP-800G-DR8	LEAF	QFX5240-64OD
MMS4X00-NS-FLT	NVIDIA 800Gbps Twin- port OSFP 2x400Gb_s Single Mode 2xDR4 100m	Server	NVIDIA H100 DGX Server

Results Summary and Analysis

For a detailed test results report, please contact your Juniper representative.

Recommendations

The AI Data Center Network with Juniper Apstra, NVIDIA GPUs, and WEKA Storage JVD follows an industry-standard dedicated IP Fabric design. Three distinct fabrics provide maximum efficiency while maintaining focus on AI model scale, expedited completion times, and rapid evolution with the advent of AI technologies.

To follow best practice recommendations:

• A minimum of 4 spines in each fabric is suggested.

NOTE: Though the design for cluster 1 in this document only includes only 2 spines, we found that under certain dual failure scenarios, combined with congestion, the fabric becomes susceptible to PFC storms (not vendor-unique). We recommend deploying the solution with 4 spines as described for the QFX5240s fabric (cluster 2) even when using different switch models.

- Follow a rail-optimized fabric and maintain a 1:1 relation with bandwidth subscription and Leaf to GPU symmetry.
- Implement Dynamic Load Balancing instead of traditional ECMP for optimal load distribution.
- Implement DCQCN (PFC and ECN) to ensure a lossless fabric in the GPU Backend Fabric, and possibly in the Storage Backend Fabric as required per vendor recommendation.
- The minimum recommended Junos OS releases for this JVD are:
- Junos OS Release 23.4R2-S3 is for the Juniper QFX5130-32CD
- Junos OS Release 23.4X100-D20 for the Juniper QFX5220-32CD
- Junos OS Release 23.4X100-D20 for the Juniper QFX5230-64CD
- Junos OS Release 23.4X100-D20 for the Juniper QFX5240-64CD
- Junos OS Release 23.4R2-S3 for the Juniper PTX10008
- Configure DCQCN (PFC and ECN) parameters on the Nvidia servers and change the NCCL_SOCKET interface to be the management (frontend) interface.

The Juniper hardware listed in the Juniper Hardware and Software Components section are the bestsuited switch platforms regarding features, performance, and the roles specified in this JVD.

Table 53: Revision History

Date	Version	Description
December 2024	JVD-AICLUSTERDC-AIML-02-08	Added PTX as spine.
November 2024	JVD-AICLUSTERDC-AIML-02-05	Utilized Junos OS Evolved Release 23.4X100-D20 for the leaf and spine switches.

Juniper Networks, the Juniper Networks logo, Juniper, and Junos are registered trademarks of Juniper Networks, Inc. in the United States and other countries. All other trademarks, service marks, registered marks, or registered service marks are the property of their respective owners. Juniper Networks assumes no responsibility for any inaccuracies in this document. Juniper Networks reserves the right to change, modify, transfer, or otherwise revise this publication without notice. Copyright © 2024 Juniper Networks, Inc. All rights reserved.