Help us improve your experience.
Let us know what you think.
Do you have time for a two-minute survey?
Additional Comments
800 characters remaining
May we contact you if necessary?
This site is protected by hCaptcha and its Privacy Policy and Terms of Service apply.
Junos® OS Documentation for ACX, M, MX, PTX, and T Series Routers, Release 12.3
Channelized OC12/STM4 IQ and IQE Interfaces Overview
Channelization of OC12/STM4 IQ and Channelized OC12/STM4 IQE PICs (SONET Mode)
Channelization of OC12/STM4 IQE PIC (SDH Mode)
Channelization of OC12/STM4 IQ PIC (SDH Mode)
Channelization of OC12 PIC (SONET Mode)
Configuring Channelized OC12/STM4 IQ and IQE Interfaces (SONET Mode)
Configuring Channelized OC12/STM4 IQE Interfaces (SDH Mode)
Configuring Channelized OC12/STM4 IQ Interfaces (SDH Mode)
Configuring Channelized OC12 Interfaces
Configuring Link PIC Failover on Channelized OC12/STM4 IQ and IQE Interfaces
Example: Configuring a Channelized OC12 IQ Interface as an Unpartitioned Clear Channel
Example: Configuring Channelized OC12 Interfaces with Partitioned Channels
[edit chassis] Hierarchy Level
[edit interfaces] Hierarchy Level
[edit logical-systems] Hierarchy Level
fast-aps-switch
interface-type (Interfaces)
no-partition
no-termination-request
oc-slice
partition
sonet-options
timeslots
show interfaces (Channelized OC12)
show interfaces (Channelized OC12 IQ and IQE)
Channelized E1 Interface Operational Mode Commands
Channelized OC Interface Operational Commands
Channelized STM1 Interface Operational Mode Commands
Channelized T1 and T3 Interface Operational Mode Commands
Junos OS Operational Mode Commands
Interface Diagnostics
Juniper Knowledge Base
Investigating Interface Steps and Commands
Monitor Channelized OC12 Interfaces
Use Loopback Testing for Channelized OC12 Interfaces
Locate Channelized OC12 Alarms and Errors
© 1999 - 2018 Juniper Networks, Inc. All rights reserved
