- Copyright and Trademark Information
- Table of Contents
- play_arrow Overview
- play_arrow Overview of CTP Bundles
- play_arrow Configuring CTP Bundles
- Adding a Bundle (CTPView)
- Adding a Bundle (CTP Menu)
- Configuring IP Parameters for CTP Bundles (CTPView)
- Configuring IP Parameters for CTP Bundles (CTP Menu)
- Configuring Circuit Startup Parameters for CTP Bundles (CTPView)
- Configuring Circuit Startup Parameters for CTP Bundles (CTP Menu)
- Configuring the CTP Bundle Data Packet Protocol and OAM Port (CTP Menu)
- play_arrow Ethernet Media Configuration Overview
- Displaying Ethernet Media Information (CTP Menu)
- Configuring Ethernet Media (CTP Menu)
- Configuring the Direction of the Circuit (CTPView)
- Configuring the Direction of the Circuit (CTP Menu)
- Configuring Virtual IP Parameters for CTP Bundles (CTPView)
- Configuring Virtual IP Parameters for CTP Bundles (CTP Menu)
- Configuring the Missing Packet Fill Pattern for CTP Bundles (CTPView)
- Configuring the Missing Packet Fill Pattern for CTP Bundles (CTP Menu)
- Configuring Signaling for CTP Bundles (CTPView)
- Configuring Signaling for CTP Bundles (CTP Menu)
- Configuring Serial Port Parameters for CTP Bundles (CTPView)
- Configuring Serial Port Parameters for CTP Bundles (CTP Menu)
- Configuring Transparent Encoding for CTP Bundles (CTPView)
- Configuring Transparent Encoding for CTP Bundles (CTP Menu)
- Configuring T1 and E1 Port Parameters for CTP Bundles (CTPView)
- Configuring T1 and E1 Port Parameters for CTP Bundles (CTP Menu)
-
- Configuring Multiservice Audio Mode Port Parameters for CTP Bundles (CTPView)
- Configuring Multiservice IRIG-B Mode Port Parameters for CTP Bundles (CTPView)
- Configuring Multiservice TDC Mode Parameters for CTP Bundles (CTPView)
- Configuring Multiservice 4WTO Mode Port Parameters for CTP Bundles (CTPView)
-
- Configuring Multiservice Audio Mode Port Parameters for CTP Bundles (CTP Menu)
- Configuring Multiservice IRIG-B Mode Port Parameters for CTP Bundles (CTP Menu)
- Configuring Multiservice TDC Mode Parameters for CTP Bundles (CTP Menu)
- Configuring Multiservice 4WTO Mode Port Parameters for CTP Bundles (CTP Menu)
- Configuring 4WTO Port Parameters for CTP Bundles (CTPView)
- Configuring 4WTO Port Parameters for CTP Bundles (CTP Menu)
- Configuring IRIG-B Port Parameters for CTP Bundles (CTPView)
- Configuring IRIG-B Port Parameters for CTP Bundles (CTP Menu)
- Configuring Advanced Port Options for CTP Bundles (CTPView)
- Configuring Advanced Port Options for CTP Bundles (CTP Menu)
- Configuring Port Mirroring for CTP Bundles (CTPView)
- Configuring Port Mirroring for CTP Bundles (CTP Menu)
- Configuring Cryptographic Resynchronization (Crypto Resync)
- Gathering Node Debugging Information (CTP Menu)
- Selecting the Type of Clocking on Serial Ports for CTP Bundles (CTPView)
- Selecting the Type of Clocking on Serial Ports for CTP Bundles (CTP Menu)
- Configuring Custom Clocking for CTP Bundles (CTPView)
- Configuring Custom Clocking for CTP Bundles (CTP Menu)
- Configuring Adaptive Clocking for CTP Bundles (CTPView)
- Configuring Adaptive Clocking for CTP Bundles (CTP Menu)
- play_arrow Network Node Reference Overview
- Configuring NetRef for Adaptive Bundle Operation
- Configuring NetRef for Primary or Backup Operation
- Support for Multiple Master Nodes to Associate With a Single Slave Node in NetRef
- Configuring NetRef Multiple Master Nodes (CTP Menu)
- Configuring NetRef Settings (CTPView)
- Guidelines for Configuring LOS Detection
- Configuring LOS Detection on CTP and SAToP Bundles (CTP Menu)
- play_arrow Administration
- play_arrow Querying CTP Bundles
- play_arrow Diagnostic Testing for CTP Bundles Overview
Configuring Transparent Encoding for CTP Bundles (CTPView)
This topic describes how to configure transparent encoding for CTP bundles. You must configure transparent encoding on each end of the circuit.
To reduce transport latency, we recommend that you use the smallest buffer values possible for networks.
There are two modes of transparent encoding. They are Transparent 4 mode (TRANS) and Transparent 8 mode (TRANS8). TRANS8 mode is supported only on CTPOS Release 6.4 and later. It is not supported on CTPView. After you configure TRANS8 from CTPOS, you cannot reconfigure the bundle from CTPView.
This topic describes how to configure the TRANS encoding.
Before you begin:
Log in to the CTPView software at least at the Net_Admin level.
Connect the CTPView server to the CTP device for which you want to configure bundles.
To configure transparent encoding parameters for CTP bundles using CTPView:
- In the side pane, select Bundle > Configuration.
- Run your mouse over the Display and Select an Existing Bundle bar.
- In the table of bundles, select the bundle that you want to modify.
- Under Port Options, set Serial Encoding to TRANS.
- Configure the Port Speed and Clock Cfg as described in Table 21.
- Under Port Options, select Advanced Options Show to display advanced parameters and configure the parameters as described in Table 21.
- Click Click to Submit Bundle AND Port Changes.
Table 21: CTP Bundle Transparent Encoding Parameter Settings in CTPView
Field | Function | Your Action |
---|---|---|
Port Speed | Specifies the sample rate for user data. The port rate should be a multiple of the user data rate. | Enter a number from 0.00100 through 12880.00000 KHz. |
Clock Cfg | Specifies the clocking method used for the transparent circuit. To prevent errors in transport, both ends of a circuit must be synchronized with each other. You can accomplish this by either locking each end of the circuit to a common reference or by enabling adaptive clocking at one end of a circuit. | Select one:
|
16-Bit Jitter Absorption FIFO | Enables or disables the phase correction FIFO buffer. This FIFO buffer aligns the clock and data phase relationship on a TRANS encoded circuit in which the clock travels in one direction and the data travels in the opposite direction. Enable this FIFO buffer at one end of the circuit, but not at both ends. | Select one:
|
Invert FIFO Write Clock | Specifies whether or not to invert the FIFO buffer write clock. | Select one:
|
Invert FIFO Read Clock | Specifies whether or not to invert the FIFO read clock. | Select one:
|
Use ST Lead (instead of RTS/CTS) | Specifies that the circuit uses the ST lead instead of the RTS and CTS leads to sample local SD/TT/RTS/DTR signals and forward them to the remote RD/RT/CTS/DSR signals. The RTS and DTR signals are subject to additional delay and jitter because they are signaling leads. On higher-speed circuits, the delay and jitter on these paths make the signal choices nonoptimal. Therefore, you can specify that the circuit uses the ST lead instead of the RTS and CTS leads, which will not have this delay and jitter. | Select one:
|