Help us improve your experience.

Let us know what you think.

Do you have time for a two-minute survey?

Navigation

Channelized OC48/STM16 IQE Interfaces Overview

Channelized enhanced intelligent queuing (IQE) interfaces allow arbitrary and dynamic channelization of serial links, allowing greater flexibility than the channelized interfaces. Figure 1, Figure 2, and Figure 3 illustrate the Channelized OC48/STM16 IQE Physical Interface Cards (PICs) in several examples of many possible configurations.

Figure 1: Sample Channelization of OC48/STM16 IQE PIC (SONET Mode)

Sample Channelization
of OC48/STM16 IQE PIC (SONET Mode)

In the example in Figure 1, a Channelized OC48/STM16 IQE PIC operating in SONET mode is partitioned into the following OC slices:

  1. A clear channel OC12 interface.
  2. An OC3 interface.
  3. A channelized COC1 partitioned into T1 interfaces.
  4. A channelized COC1 partitioned into a T3 interface.
  5. A channelized COC1 partitioned into CT3, partitioned into T1 interfaces, and CT1s partitioned into NxDS0 interfaces.
  6. A channelized COC1 partitioned into CT3, partitioned into T1 interfaces.
  7. A channelized COC1 partitioned into CT3, partitioned into CT1s, partitioned into NxDS0 interfaces.
  8. A channelized COC1 partitioned into CT1s, partitioned into NxDS0 interfaces.

This is one of thousands of ways to configure a Channelized OC48/STM16 IQE PIC. To configure the interfaces shown in Figure 2, see Configuring Channelized OC48/STM16 IQE Interfaces (SDH Mode).

Figure 2: Sample Channelization of OC48/STM16 IQE PIC (SDH Mode)

Sample Channelization
of OC48/STM16 IQE PIC (SDH Mode)

In Figure 2, a Channelized OC48/STM16 IQE PIC operating in SDH mode results in a channelized STM16 interface, which can partitioned as the following:

  1. Up to 4 STM4s.
  2. Up to 16 STM1s.
  3. Up to 16 CAU4s that can each be partitioned into up to 63 E1s, up to 3 E3s, or up to 63 CE1s. Up to 16 CAU4s that can each be partitioned into up to 84 T1s, 84 CT1s, 63 E1s, 63 CE1s, 3 E3s, 3 T3s or 3 CT3s. Each CE1 can be partitioned into up to 31 NxDS0s. Each CT1 can be partitioned into up to 24 NxDS0s. Each CT3 can be partitioned into up to 28 T1s or 28 CT1s.

This is one of thousands of ways to configure a Channelized OC48/STM16 IQE PIC.

Figure 3: Sample Channelization of OC48/STM16 IQE PIC to E3 Channels

Sample
Channelization of OC48/STM16 IQE PIC to E3 Channels

Figure 3 shows five E3 channels configured on the Channelized OC48/STM16 IQE PIC. You can configure 43 additional E3 channels. For more information about configuring E3 channels on Channelized OC48/STM16 IQE PICs, see Configuring E3 Interfaces.

For a full configuration example, see the Junos OS Feature Guides.

Published: 2012-06-26

Supported Platforms

Published: 2012-06-26