Rate and give feedback:  Feedback Received. Thank You!

Rate and give feedback: 

X

This document helped resolve my issue

Yes No

Additional Comments

800 characters remaining

May we contact you if necessary?

Name:  

E-mail: 

Enter a valid Email ID

Need product assistance? Contact Juniper Support

Submit

This site is protected by hCaptcha and its Privacy Policy and Terms of Service apply.

Guidelines for Configuring Channelized IQ Interfaces

• You normally configure media-related statements and options at the physical interface level (also known as the controller level). This level is indicated by the [edit interfaces cxx-fpc/pic/port] hierarchy level.
• You should always configure HDLC-related statements (for example, bytes, fcs, idle-cycle-flag, mtu, receive-bucket, start-end-flag, and transmit-bucket) and logical interfaces (for example, [edit interfaces interface-name unit unit-number]) on end channels such as DS0 and T1. Never configure these statements at the controller level.
• Pay attention to the channel numbering rules:
  • OC3 data channels configured on channelized OC12 IQ interfaces are numbered from 1 to 4.
  • T3 channels configured on a channelized OC12 IQ or channelized OC3 IQ interface are numbered from 1 to 12.
  • T1 channels on a channelized OC12 IQ, channelized OC3 IQ, channelized DS3 IQ, or channelized T1 IQ interface are numbered from 1 to 28.
  • E1 channels configured on a channelized STM1 IQ interface are numbered from 1 to 63.
  • NxDS0 time slots configured on a channelized OC12 IQ, channelized OC3 IQ, channelized DS3 IQ, or channelized T1 IQ interface are numbered from 1 to 24.
  • NxDS0 time slots configured on either a channelized STM1 IQ interface or channelized E1 IQ interface are numbered from 2 to 32 (1 is reserved).
• You can configure Automatic Protection Switching (APS) on channelized OC12 IQ interfaces and Multiplex Section Protection (MSP) on channelized STM1 IQ interfaces. The JUNOS implementation of APS and MSP allows you to protect against circuit failures between a SONET/SDH add/drop multiplexer (ADM) and one or more routers, and between multiple interfaces in the same router. When a device fails, a backup device immediately takes over.

  You configure APS and MSP at the controller level only. To configure, include the working-circuit and protect-circuit statements at the [edit interfaces coc12-fpc/pic/port sonet-options aps] or [edit interfaces coc3-fpc/pic/port sonet-options aps] hierarchy level for APS and the [edit interfaces cstm1-fpc/pic/port sonet-options aps] hierarchy level for MSP.

  When you enable the controller-level interface as the working circuit, all partitions under the working circuit are also enabled. This is the default behavior even when APS or MSP is not configured. When the backup circuit interface is disabled, all partitions under this protected circuit are also disabled. If the working circuit fails, the interfaces are switched: The working circuit and all its partitions are disabled, and the protect circuit and all its partitions are enabled. You can verify this behavior by entering the show interfaces controller command. The disabled interfaces are shown as “admin down” and the enabled interfaces are shown as “admin up.”

• You can delete several channelized interfaces simultaneously by using a single command and regular expressions. To delete sequential channelized interfaces, issue the wildcard command with the delete option at the [edit] hierarchy level. Specify the hierarchy level and the channelized interfaces to be summarized with a regular expression. For example, to delete channelized interfaces in the range of ds-0/0/0:0:0 through ds-0/0/0:0:23, issue the following command:

  user@router# wildcard delete interfaces ds-0/0/0:0:.*

• In JUNOS Release 6.2 and later, additional Frame Relay encapsulation types on physical interfaces and channels of channelized IQ interfaces are available:
  • Extended Frame Relay circuit cross-connect (CCC)—Allows you to assign any DLCI number from 1 to 1022 on Frame Relay CCC logical interfaces. To configure, include the extended-frame-relay-ccc statement at the [edit interfaces interface-name encapsulation] hierarchy level.
  • Extended Frame Relay translational cross-connect (TCC)—Allows you to assign any DLCI number from 1 to 1022 on Frame Relay TCC logical interfaces. To configure, include the extended-frame-relay-tcc statement at the [edit interfaces interface-name encapsulation] hierarchy level.
  • Flexible Frame Relay—Allows you to configure any DLCI number from 1 to 1022 and any combination of Frame Relay encapsulation types on logical interfaces. To configure, include the flexible-frame-relay statement at the [edit interfaces interface-name encapsulation] hierarchy level.
• When you configure clocking, bit error rate testing (BERT), C-bit parity, and loopback statements on T3, T1, or DS0 channels on channelized IQ interfaces, you must follow these guidelines:
  • If you include the statements at both the [edit interfaces ct3-fpc /pic/\port:channel t3-options] and [edit interfaces t3-fpc/pic/port:channel t3-options] hierarchy levels, channelized T3-level statements are operational and T3-level statements are ignored.
  • If you include the statements at both the [edit interfaces ct3-fpc/pic/port:channel t3-options] and [edit interfaces t1-fpc/pic/port:channel t1-options] hierarchy levels, the channelized T3-level statements are operational for the T3 connections and the T1-level statements are operational for the T1 connections.
  • Because DS0 channels do not have a valid clocking option, you must configure clocking for all NxDS0s at the [edit interfaces ct1-fpc/ pic/port:channelt1-options] hierarchy level.
  • You configure BERT at the [edit interfaces ct3-fpc/pic/port:channel t3-options] hierarchy level or on any partitioned subchannel of the channelized T3 interface. There are 12 BERT patterns available for DS0 channels and 28 BERT patterns for T1, channelized T1, T3, and channelized T3 channels within channelized IQ interfaces.
  • For Channelized OC3 IQ PICs, if you need a remote loopback on a far-end NxDS0 interface, and you are running a BERT test from the local NxDS0 interface, you must configure a remote loopback on the associated channelized T1 interface (ct1) for the far-end routing platform. To do this, include the loopback remote statement at the [edit interfaces ct1-fpc/pic/port t1-options] hierarchy level.
  • You can configure loopbacks at the [edit interfaces ct3-fpc/pic/port:channel t3-options] hierarchy level. Local loopbacks recirculate framing information within the local router. Remote loopbacks resend entire frames back to the remote sender. A new loopback called a payload loopback is similar to a remote loopback, but it resends only the data portion of a frame back to the remote sender.
  • You can configure C-bit parity at the [edit interfaces ct3-fpc/ pic/port:channel t3-options] hierarchy level or on any partitioned subchannel of the channelized T3 interface.
• In JUNOS Release 7.5 and later, you can increase the delay buffer for E1, T1, and NxDS0 channels on all Channelized IQ PICs (except the Channelized OC12 IQ PIC) by including the q-pic-large-buffer statement at the [edit chassis fpc fpc-slot pic pic-slot] hierarchy level. By doing so, you enable the slower interfaces to handle bursts of traffic from faster upstream neighbors. As a result, any class-of-service (CoS) scheduler that you apply to an interface will inherit the larger delay buffer and the buffer is shared across all four CoS queues. For more information about increasing the delay buffer, see the JUNOS Class of Service Configuration Guide.

Note: If you configure the q-pic-large-buffer statement and APS in a multirouter topology, the Channelized IQ PIC resets and causes an APS switchover.