Configuring Transparent Encoding for CTP Bundles (CTP Menu)

date_range 28-Jan-20

This topic describes how to configure transparent encoding for CTP bundles. You must configure transparent encoding on each end of the circuit.

To reduce transport latency, we recommend that you use the smallest buffer values possible for networks.

Note

There are two modes of transparent encoding. They are Transparent 4 mode (TRANS) and Transparent 8 mode (TRANS8). Transparent 8 mode is only supported on CTPOS release 6.4 and later. This topic describes how to configure the TRANS encoding.

Before you begin:

Disable the bundle before you modify the bundle options.

To configure transparent encoding using the CTP Menu:

From the CTP Main Menu, select 1) Bundle Operations.
Select 1) CTP.
Select a bundle from the list.
If you select an active bundle, you are prompted to disable the bundle before configuring it.
Select 3) Port Config.
Select 2) Interface.
Set Mode to DCE and set Encoding to TRANS.
Follow the onscreen instructions to configure the options as described in Table 22.

Field	Function	Your Action
Enter Synthesized port rate (KHz)	Specifies the speed of the port. For transparent mode circuits, the port speed is the sample rate for user data. Therefore, the port rate should be a multiple of the user data rate. In networks without bandwidth constraints, we recommend a multiple of 10.	Enter a number from 0.00100 through 1024.000000 KHz.
Enable adaptive clocking?	Specifies whether adaptive clocking is enabled for this circuit. If both end nodes are not locked to a clock reference, we recommend that you enable one end (not both) for adaptive clocking	Specify y (yes) or n (no).
Initialize adaptive clocking parameters? y[n]: y	If you enabled adaptive clocking, specifies whether or not to initialize adaptive clocking parameters to their default values, which depend on port speed, packet size, and buffering parameters set on the bundle. We recommend the following settings: If you are configuring the bundle for adaptive clocking for the first time, enter `y`. If you have previously configured the bundle to optimize adaptive clocking for this network, enter `n`.	Specify y (yes) or n (no).
Enable 16 bit FIFO?	Enables or disables the phase-correction FIFO buffer. This FIFO buffer aligns the clock and data phase relationship on a TRANS encoded circuit in which the clock travels in one direction and the data travels in the opposite direction. Enable this FIFO buffer at one end of the circuit, but not at both ends.	Specify y (yes) or n (no).
Invert FIFO Write clock?	Specifies whether or not to invert the FIFO write clock.	Specify y (yes) or n (no).
Invert FIFO Read clock?	Specifies whether or not to invert the FIFO read clock.	Specify y (yes) or n (no).
Use ST lead (instead of RTS/CTS)?	Specifies that the circuit uses the ST lead instead of the RTS and CTS leads to sample local SD/TT/RTS/DTR signals and forward them to the remote RD/RT/CTS/DSR signals. The RTS and DTR leads are subject to additional delay and jitter because they are signaling leads. On higher-speed circuits, the delay and jitter on these paths make the signal choices nonoptimal. Therefore, you can specify that the circuit uses the ST lead instead of the RTS and CTS leads, which will not have this delay and jitter.	Specify y (yes) or n (no).
Is ST an input?	If you specify that the circuit uses the ST lead instead of the RTS and CTS leads, you can specify whether the ST lead is an input lead.	Specify y (yes) or n (no).

arrow_backward PREVIOUS

NEXT arrow_forward Using Bundles to Create Logical Configurations for Physical Interfaces, CTP Release 9.1, CTPView Release 9.1

Helped me install or use the product
Accelerated my deployment

Discuss the product with a co-worker
Make a purchase inquiry

Using Bundles to Create Logical Configurations for Physical Interfaces, CTP Release 9.1, CTPView Release 9.1

Configuring Transparent Encoding for CTP Bundles (CTP Menu)

Stay in touch